MSU Libraries
Digital Repository
Home
About
Collections
Home
MSU Libraries Digital Collections
Electronic Theses & Dissertations
A concurrent error detection and correction algorithm for fault-tolerant VLSI arithmetic array processors
Download
Files
Original file
(PDF)
5.2 MB
Cover image
(JPG)
12.2 KB
Full text
(TXT)
120.4 KB
Metadata
MODS
(XML)
5.8 KB
Dublin Core
(XML)
1.4 KB
NDLTD
(XML)
1.6 KB
Share
Permalink
Contact Us
Email us at
repoteam@lib.msu.edu
Report accessibility issue
In Collections
Electronic Theses & Dissertations
Copyright Status
In Copyright
Material Type
Theses
Authors
Shokoohi-Kayvan, Kamran
Date Published
1985
Subjects
Error-correcting codes (Information theory)
Array processors
Fault-tolerant computing
Integrated circuits--Very large scale integration
Program of Study
Electrical Engineering and System Science
Degree Level
Doctoral
Language
English
Pages
xi, 126 pages
Permalink
https://doi.org/doi:10.25335/hntm-pa15
Full text