MSU Libraries
Digital Repository
Home
About
Collections
Home
MSU Libraries Digital Collections
Electronic Theses & Dissertations
VLSI smart logic modeling and design for optimum chip feature characterization
Download
Files
Original file
(PDF)
11.9 MB
Cover image
(JPG)
22.8 KB
Full text
(TXT)
158 KB
Metadata
MODS
(XML)
4.6 KB
Dublin Core
(XML)
1.2 KB
NDLTD
(XML)
1.4 KB
Share
Permalink
Contact Us
Email us at
repoteam@lib.msu.edu
Report accessibility issue
In Collections
Electronic Theses & Dissertations
Copyright Status
In Copyright
Material Type
Theses
Authors
Tseng, Hsien-Hui
Date Published
1993
Subjects
Farm produce--Handling
Integrated circuits
Program of Study
Electrical Engineering
Degree Level
Doctoral
Language
English
Pages
xii, 131 pages
Permalink
https://doi.org/doi:10.25335/cbft-v380
Full text