VLSI smart logic modeling and design for optimum chip feature characterization

Full text