Design and synthesis of testable asynchronous sequential logic circuits

Full text