MSU Libraries
Digital Repository
Home
About
Collections
Home
MSU Libraries Digital Collections
Electronic Theses & Dissertations
Design and synthesis of testable asynchronous sequential logic circuits
Download
Files
Original file
(PDF)
10.7 MB
Cover image
(JPG)
23.4 KB
Full text
(TXT)
185.3 KB
Metadata
MODS
(XML)
4.4 KB
Dublin Core
(XML)
1.2 KB
NDLTD
(XML)
1.3 KB
Share
Permalink
Contact Us
Email us at
repoteam@lib.msu.edu
Report accessibility issue
In Collections
Electronic Theses & Dissertations
Copyright Status
In Copyright
Material Type
Theses
Authors
Shieh, Ming-Der
Date Published
1993
Subjects
Electronic circuit design
Logic circuits--Design and construction
Program of Study
Electrical Engineering
Degree Level
Doctoral
Language
English
Pages
x, 112 pages
Permalink
https://doi.org/doi:10.25335/fdh7-na20
Full text