Design of fault-tolerant programmable logic arrays for yield enhancement

Full text