A very long instruction word architecture implemented on the Splash 2 FPGA array