This is to certify that the
dissertation entitled

# HIGH PERFORMANCE CMOS SWITCHED－CURRENT CIRCUITS FOR LOW－VOLTAGE SIGNAL PROCESSING APPLICATIONS 

presented by

## Renyuan Huang

has been accepted towards fulfillment
of the requirements for
Ph．D．＿degree in Electrical Eng


Date Dec 4．198

PLACE IN RETURN BOX to remove this checkout from your record. TO AVOID FNES return on or before date due. MAY BE RECALLED with earlier due date if requested.

DATE DUE $\quad$ DATE DUE | DATE DUE |  |
| :---: | :---: |
|  | - |
|  |  |
|  |  |
|  |  |

# HIGH PERFORMANCE CMOS SWITCHED-CURRENT CIRCUITS FOR LOW-VOLTAGE SIGNAL PROCEESSING APPLICATIONS 

By<br>Renyuan Huang

## A DISSERTATION

submitted to
Michigan State University
in partial fulfillment of the requirements
for the degree of

DOCTOR OF PHILOSOPHY

Department of Electrical Engineering

# ABSTRACT <br> HIGH PERFORMANCE CMOS SWITCHED-CURRENT CIRCUITS FOR LOW-VOLTAGE SIGNAL PROCEESING APPLICATIONS 

## By

Renyuan Huang

Portable televisions, camcoders, and compact disk players have been made available by consumer electronics companies. Cellular phones provide virtually unlimited access for voice communications; and laptops, notebooks and palmtops are the fastest growing types of computers. Portable multimedia terminal will come into being, which will be capable of providing speech communication, data transfer, handwriting recognition, and high-quality, full motion video. Each of these technologies relies on VLSI for cost and power-consumption effective implementation. Given sufficient complexity, even CMOS dissipation levels become excessive especially where high frequency is involved. It is necessary to optimize the VLSI-technology for low-power operation of digital/analog circuits.

CMOS switched-current (SI) technique has received considerable attention as an alternative for analog circuit design. However, existing SI circuits cannot make the theoretically expected performance due in part to the use of non-optimal current copiers, its basic building blocks. With the developed design methodologies and synthesis process for optimally generating low power and high performance CMOS current copiers, SI technique becomes feasible.

The objective of the thesis research is to develop new generation of high-performance, low-power/low-voltage current-mode circuits. The emphasis is placed on the development of sample/hold circuits, and analog-to-digital circuits for mixed-signal IC's in future portable equipment. In this study, a simple yet high performance SI V-I converter with the S/H function and an oversampled high linear S/H circuit are developed. Result shows that, with the small resistor in the V-I converter, a large dynamic range of the converted current can be obtained with a small swing of input voltages. Thus, the circuit is viable for low-voltage operation. The developed oversampled SI S/H circuit adopts a simple forward approach to reduce the output current of the integrator. With a simple structure and a small oversampling ratio, the circuit achieves high accuracy. This study also develops a high performance cyclic $A / D$ converter circuit design. The high performance is attributed to: (1) the use of high performance current copiers; (2) the use of a residual amplifier which takes two clock cycles to double a current; (3) the use of an efficient Cyclic RSD algorithm which provides 1.5 b resolution without using two matched reference currents.

The developed circuits meet the design requirement not only for portable equipments, but also for video signal processing, such as HDTV, high-frequency digital communications, and waveform acquisition/instrumentation. This research has demonstrated that this development is not merely an academic curiosity, but an important practical technology for the future.

## ACKNOWLEDGMENTS

The author wishes express his sincere gratitude to his advisor Dr. Chin-Long Wey for his guidance, advices and numerous help, not only academically but also personally. The author would like to acknowledge Dr. James A. Resh, Dr. Gregory M. Wierzba, and Dr. William Pratt for their work in the guidance committee and for the helpful questioning and discussions during committee meetings. This research was sponsored in part by National Science Foundation under grant number MIP-9321225.

Finally, the author is especially grateful to his beloved wife Ming for her tolerance, patience and support.

## TABLES OF CONTENTS

LIST OF FIGURES ..... viii
Chapter 1: Introduction ..... 1
1.1 Problem Statement ..... 3
1.2 Previous Works ..... 4
1.3 Research Tasks ..... 5
1.4 Thesis Organization ..... 7
Chapter 2: Background ..... 8
2.1 Current Mirrors ..... 8
2.2 Current Copiers ..... 10
2.2.1 Cascode Current Copiers ..... 14
2.2.2 Negative Feedback Current Copiers ..... 16
2.3 Switched-Current Circuits. ..... 19
2.3.1 Switched-Current Converters ..... 19
2.3.2 Switched-Current S/H Circuits ..... 21
2.4 Discussion ..... 23
Chapter 3: High Performance Current Copiers ..... 25
3.1 Performance Analysis ..... 25
3.1.1 Charge-Feedthrough Error Effects ..... 26
3.1.2 Stray Effects ..... 30
3.1.3 Signal-to-Noise Ratio (SNR) ..... 36
3.1.4 Discussion ..... 48
3.2 Alternative Negative Feedback Current Copiers ..... 50
3.2.1 Structure and Operation ..... 50
3.2.2 Stray Effects ..... 53
3.3 Simulation Results ..... 56
3.3.1 Speed Limitation ..... 58
3.3.2 Error Currents ..... 63
3.4 Discussion ..... 65
Chapter 4: Sample and Hold (S/H) Circuits ..... 66
4.1 A V-I Converter with S/H Function ..... 67
4.1.1 Structure and Operation ..... 69
4.1.2 Speed Limitations ..... 72
4.1.3 Simulation Results ..... 75
4.2 An Oversampled S/H Circuit ..... 79
4.2.1 The Feedforward Approach ..... 79
4.2.2 Structure and Operation ..... 83
4.2.3 Simulation Results ..... 85
4.3 Discussion ..... 86
Chapter 5: Analog-to-Digital Converter Circuits ..... 89
5.1 Cyclic Conversion Algorithms ..... 90
5.2 Cyclic A/D Converter Circuit Designs ..... 93
5.2.1 A 4-cycle Cyclic Converter ..... 93
5.2.2 A 3-cycle RSD Cyclic Converter ..... 95
5.3 Proposed 2-Cycle RSD Cyclic Converter ..... 97
5.3.1 Structure and Operation ..... 97
5.3.2 Convergency Range ..... 102
5.3.3 Comparator Levels ..... 104
5.3.4 Decoding ..... 105
5.4 Circuit Description ..... 107
5.4.1 Circuit Structure ..... 107
5.4.2 Control Circuitry ..... 113
5.4.3 Simulation Results ..... 113
5.5 Discussion ..... 117
Chapter 6: Conclusion ..... 118
6.1 Summary and Contribution ..... 119
6.2 Future Research ..... 121
LIST OF REFERENCES ..... 123

## LIST OF FIGURES

Figure 2.1 Simple Current Mirrors: (a) NMOS; and (b) PMOS. ..... 9
Figure 2.2 Basic Structure of a Current Copier. ..... 11
Figure 2.3 Output Conductance Resulting From $\mathrm{C}_{\mathrm{GD}}$ ..... 13
Figure 2.4 Charge Dumped Onto $C_{1}$ Through Switch $S_{2}$. ..... 13
Figure 2.5 Cascoded Copiers: (a) Simple; and (b) Regulated ..... 15
Figure 2.6 INFCC: (a) Circuit Structure; (b) Feedback Amplifier with a High Input Impedance; and (c) with a Low Input Impedance. ..... 17
Figure 2.7 Cyclic Converter: (a) Block Diagram; (b) SI x2 Unit; and (c) State Table. ..... 20
Figure 2.8 An Oversampling S/H Circuit with an Integrating Feedback Struc- ture: (a) Basic Structure; and (b) Signal-flow Graph ..... 22
Figure 3.1 Equivalent Circuit of the Copier for $V_{D D}-V_{X}<V_{S T}$. ..... 29
Figure 3.2 Performance Analysis: (a) Effect of Power Supply Voltage on the Stray Capacitance $c_{\mathrm{s}}$; (b) on the Resistance $r_{\mathrm{s} 2}$; and (c) Small Signal Linearized Model ..... 31
Figure 3.3 Simple Cascode Copiers: (a) Improved Version; and (b) Equivalent Circuit. ..... 34
Figure 3.4 Regulated Cascode Copiers: (a) Improved Version; and (b) Equiva- lent Circuit. ..... 34
Figure 3.5 INFCC: (a) Amplifier Model \& (b) Calibration Model of INFCCI; and (c) Amplifier Model \& (d) Calibration Model of INFCCII. ..... 37
Figure 3.6 A Pair of Basic Copiers with Noise Current Sources. ..... 39
Figure 3.7 Basic Copier: (a) Noise as a Function of Modulation Index; and (b) Modulation Index for Maximum Noise as a Function of $\boldsymbol{v}$ ..... 41
Figure 3.8 Structure Functions for Basic Copiers: (a) $\eta_{\mathrm{B}}\left(m_{i}, \mathbf{v}\right)$; and (b) Opti- mum Device Parameter Values $v_{0}$. ..... 44
Figure 3.9 Cascode Copier: (a) Schematic; (b) $\boldsymbol{\eta}_{C}\left(m_{i}, v\right)$; and (c) Optimum $\boldsymbol{v}_{\mathbf{o}}$. ..... 45
Figure 3.10 Negative-Feedback Copier: (a) Schematic; (b) $\eta_{\mathrm{N}}\left(m_{i}, v\right)$; and (c) Optimum $v_{0}$. ..... 47
Figure 3.11 Performance Comparisons: (a) Power; and (b) Capacitance. ..... 49
Figure 3.12 FNFCCs: (a) Schematic; (b) CMOS Amplifier; (c) BiCMOS
Amplifier; (d) Equivalent Circuit for FNFCCI; and (e) for FNCCII.. ..... 51
Figure 3.13 Equivalent Circuits: (a) FNFCCI; and (b) FMFCCII. ..... 55
Figure 3.14 Stray Effect Reduction. ..... 55
Figure 3.15 Simulated Circuits: (a) Block Diagram; and (b) Schematic. ..... 57
Figure 3.16 Effects of Sample Switch: (a) Settling Time; (b) Equivalent Circuit; and (c) Optimal Capacitance. ..... 59
Figure 3.17 Current-Storage Switch Effects: (a) Equivalent Circuit; (b) Settling time; and (c) Current Cell Pair. ..... 62
Figure 3.18 (a) Settling Time; and (b) Error Currents. ..... 64
Figure 4.1 Proposed Current-Copier-Based V-I Converter with S/H Function. ..... 68
Figure 4.2 Schematic Circuit Diagram of the Propose V-I Converter. ..... 70
Figure 4.3 Linearized Small-signal Equivalent Circuits: (a) Switch Transistor [21]; and (b) Proposed V-I Converter ..... 73
Figure 4.4 Transconductance vs. Input Frequency. ..... 77
Figure 4.5 Total Harmonic Distortion (THD) vs. Relative Input Currents ..... 77
Figure 4.6 Total Harmonic Distortion (THD) Vs. Input Frequency ..... 78
Figure 4.7 Proposed S/H Circuit with Feedforward Approach: (a) Basic Struc- ture; (b) Current Copying Operation; and (c)-(e) Equivalent Cir- cuits for the Three Clock Cycles in a Loop Operation. ..... 80
Figure 4.8 Transistor-level Implementation of Proposed S/H Circuit: (a) Sche- matic Diagram; (b) Amplifier; and (c) Input Stage ..... 84
Figure 4.9 Simulation Results: (a) Signal-to-Distortion (SDR) Ratio; and (b) Simulation Noise Floor. ..... 87
Figure 5.1 Cyclic Analog-to-Digital Conversion Algorithms: (a) RC Algo- rithm; and (b) RSD Algorithm. ..... 91
Figure 5.2 Transfer Characteristics of RC Algorithm: (a) Ideal Case; (b) with Comparator Error; and (c) with Loop Offset Error. ..... 92
Figure 5.3 Transfer Characteristics of RSD Algorithm: (a) Ideal Case; (b) with Comparator Error; and (c) with Loop Offset Error. ..... 92
Figure 5.4 A 4-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence. ..... 94
Figure 5.5 A 3-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence. ..... 96
Figure 5.6 A 2-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence. ..... 98
Figure 5.7 Residual Current Transition. ..... 103
Figure 5.8 The Comparison Levels with Respect to the Convergence Regions. ..... 106
Figure 5.9 The Decoder. ..... 108
Figure 5.10 Proposed A/D Converter Circuit: (a) Schematic; (b) Modified FNFCC; (c) Input Stage with Switch $S_{1}$; (d) Feedback Amplifier; and Equivalent Circuits of the Level Shifter for (e) $\Phi_{1} \& \Phi_{3}$; and (f) $\Phi_{2}$ and $\Phi_{4}$. ..... 109
Figure 5.11 Current Copier with the Input Stage. ..... 112
Figure 5.12 Control Circuitry: (a) Reference-Current Generating Circuit; (b) State-Transition Diagram; and (c) Logic Implementation ..... 114
Figure 5.13 Simulation Results: (a) Typical Current Waveform; (b) Partial Out- puts for $\mathrm{I}_{\text {refl }}$; and (c) 12-bit Resolution. ..... 116

## Chapter 1

## Introduction

There is always the desirability of portable operation for all types of electronic systems. A significant market advantage can be obtained for virtually any electronic function by merely providing the same functionality of a wired system in a wireless implementation [1]. Portable televisions, camcoders, and compact disk players have been made available by consumer electronics companies. Cellular phones are going to provide virtually unlimited access for voice communications; and laptops, notebooks and palmtops are the fastest growing types of computers. In the next few years, portable multimedia terminal will come into being, which will be capable of providing speech communication, data transfer, handwriting recognition, and high-quality, full motion video. Through the multimedia terminal, individual users will have portable access to fixed computing facilities [2].

Each of these technologies relies on VLSI for cost and power-consumption effective implementation [3]. Complicated digital processing, such as audio/video compression and decompression will be used. Since the signals to and from I/O devices, such as magnetic recordings, microphones, speakers, CCD's, LCD's, and wireless modulators and demodulators, are analog, the use of analog processing will continue, however, to be confined mainly to the digital-analog interfaces [4]. Most of the chip area will be dedicated to
digital applications. The chip power consumption will originate mainly from the digital circuits. Given sufficient complexity, even CMOS dissipation levels become excessive especially where high frequency is involved. It is necessary to optimize the VLSI-technology for low-power operation of the digital circuits [5]. This situation creates a great challenge for analog circuit designers.

The power of a CMOS digital circuit can be optimized by minimizing the expression Power $=C V_{d d}{ }^{2} f$. The capacitance $C$ can be reduced by scaling down the MOS device, but not without a boundary. A limitation on the reduction of $C$ is set by the interconnection capacitance that ceases to scale below $1 \mu \mathrm{~m}$ due to photolithographic considerations. Reducing $\mathrm{V}_{\mathrm{dd}}$ is the most strongly suggested way to achieve the power minimization. The power should go down quickly with $\mathrm{V}_{\mathrm{dd}}$ because it is proportional to the square of the supply voltage. On the other hand, the reduction of $V_{d d}$ will cause speed loss. The reason is that a gate has a longer delay for a lower supply voltage. Moreover, the speed loss can be compensated for by using parallelism. Suppose that the gate delay is doubled because of the supply voltage reduction, two paralleled gates can then be used to keep the throughput the same as that before the supply voltage is reduced. Although $C$ will be doubled due to the double of the hardware, $f$ will be halved as only half the throughput is provided by every device. Therefore, $C f$ is kept constant. This principle shows that parallelism can be used as much as possible for supply voltage reduction without reducing the throughput. Unfortunately, some overhead hardware is needed to realize the parallelism, which makes If increase with the degree of parallelism. As a result, there is an optimum supply voltage for achieving lowest power consumption. This voltage is found to be about equal to 1.5 and 1 volts for a $2 \mu \mathrm{~m}$ and a $0.6 \mu \mathrm{~m}$ process, respectively [2]. With such supply voltages, a high-
gain high-speed operation amplifier is unobtainable.
To keep the static power consumption low and the digital noise margin high, the threshold voltage will not be scaled down with the supply voltage [5]. The combination of low supply and high threshold voltages diminishes the allowed voltage swings in analog circuits which results in worsened dynamic range. The analog switch characteristics are also degraded [6].

Adequate yield and low cost with higher digital complexity will be achieved by process simplification. This again adds to the burden of analog design since special options included in today's processes to assist analog design (e.g. second polysilicon layer for implementing linear floating capacitors) may soon become a historic luxury. Still worse, the increasingly high performance of the digital signal processor must be matched by its analog interface (e.g. speed, dynamic range, linearity etc.) and this enhanced performance must be achieved in the noisy environment of digital circuits [5].

In summary, future analog circuits will need to perform better in nosier conditions and with less optimum, digitally-oriented, CMOS process.

### 1.1 Problem Statement

Some recent innovative work to lower the power supply to 3.3 V or lower are indicating possible solutions to this dilemma. The insufficient-dynamic-range problem due to down-scaled supply voltage is avoided by using current, instead of voltage, to represent the signal [7]. This change from voltage to current mode creates also the potential for speed improvement because stray-inductance effects are less severe in low-impedance circuits than stray-capacitance effects in high-impedance circuits. High accuracy is obtained by so
called switched-current (SI) technique, using dynamic calibration to alleviate the error due to elements mismatch [8].

The SI technique couples itself well with the down-scaled CMOS technology, where transistors with a high cut-off frequency are available, meaning a high calibration speed. Another advantage of this technology is that highly-linear capacitance is not needed for high accuracy analog signal processing. Alternatively, accuracy has been traded with speed in $\Sigma-\Delta$ modulators using oversampled techniques to achieve performance orders of magnitude higher than traditionally associated with analog limitations [9]. The challenge and the gains are clear for the designer who can manage the extra demands on analog performance with diminishing resource of digitally-motivated VLSI process development. This thesis study addresses this challenge by making full use of the salient properties of switched-current circuits to improve the speed of the circuit with power supply voltage of 3.3V, or lower. New structures for high-performance, low-voltage/low-power currentmode data acquisition and conditioning circuits, such as, analog-to-digital converters (ADC's, or A/D converters) and sample and hold (S/H) circuits will be developed for mixed-signal IC's for future portable equipments.

### 1.2 Previous Works

A number of outstanding low-power pipelined CMOS ADC's have been reported recently, such as a $10-\mathrm{b}, 20 \mathrm{MS} / \mathrm{s}, 35 \mathrm{~mW}$ ADC [10] in 3.3 V supply voltage and $1.2 \mu \mathrm{~m}$ process; a $10-\mathrm{b}, 20 \mathrm{MS} / \mathrm{s}, 50 \mathrm{~mW}$ ADC [11] in 5 V supply voltage and $1.2 \mu \mathrm{~m}$ process, and a $10-$ $\mathrm{b}, 40 \mathrm{MS} / \mathrm{s}, 85 \mathrm{~mW}$ ADC [12] in 2.7 V supply voltage and $0.8 \mu \mathrm{~m}$ process. They are implemented with switched-capacitor techniques in which the accuracy and speed are limited by
(1) the accuracy of the capacitance matching; and (2) the use of high-gain amplifiers which have two or more stages for error reduction. It would be very difficult for them to increase the accuracy above 10 bits without having a substantial increase in area and power consumption. On the other hand, further reduction of the supply voltage is virtually impossible. Some reported current-mode Adds achieve low supply voltage, including a 12-b, 2V Cur-rent-Mode Pipelined A/D Converter Using a Digital CMOS Process [13], and a 1.5 V Video-Speed Current-Mode Current-Tree A/D converter [6]. The design in [13] achieves only a sample rate of $1 \mathrm{MS} / \mathrm{s}$, but its power consumption is 60 mW . The design in [6] has a sample rate $20 \mathrm{MS} / \mathrm{s}$, but it uses current mirrors to create equal current sources. Its accuracy depends on element match and is limited to about 8-b.

For some applications, a sample rate higher than $50 \mathrm{MS} / \mathrm{s}$ may be needed. An effective bipolar solution using the bridge-diode S/H circuit has been provided [14]. In CMOS technology, an open-loop S/H using switched-capacitor has been demonstrated in a $\mathbf{8} \mathbf{b}$ ADC with a sample rate of $85 \mathrm{MS} / \mathrm{s}$ [15], while closed-loop S/H circuits for 10 b at $50 \mathrm{MS} /$ s [16] and $100 \mathrm{MS} / \mathrm{s}$ [17] have also presented. However, they have either high power consumption or low accuracy.

### 1.3 Research Tasks

The objective of the thesis research is to develop new generation of high-performance, low-power/low-voltage current-mode circuits. The emphasis is placed on the development of $\mathrm{S} / \mathrm{H}$ circuits and ADC circuits for mixed-signal IC's in future portable equipment.

A simple, yet high-speed, high-linearity current copier with a compensator can be used as a S/H circuits. The compensator can reduce the errors due to the capacitive current and the increase of high-frequency linearity of the current copiers. Thus, the current copier can process rapidly varying continuous-time signal and acts as a high-performance S/H circuit. In this task, two types of S/H circuits are developed: a V-I converter with S/H function, and an oversampled $\mathrm{S} / \mathrm{H}$ circuits.

Low speed of the switched-current ADC is not due to physical limitations, but nonoptimized circuit structure and the use of switches with large stray capacitance in the signal path. In this task, new designs for high speed current copier and current switches with much smaller stray capacitance are presented. Based on the developed high-performance current copiers, the initial target performance of the proposed parallel ADC is set at an accuracy of 12 bits and $0.1 \mathrm{~mW} / \mathrm{bit} / \mathrm{MHz}$ power consumption in $2-3 \mathrm{~V}$ supply voltage with orbit standard SCDN20 $2 \mu \mathrm{~m}$ digital CMOS process. The performance can be further improved with better technology, such as $1.2 \mu \mathrm{~m}$ or $0.8 \mu \mathrm{~m}$ process. The major concern is higher accuracy, higher speed, and lower power. In addition, the approach must be compatible with modern digital CMOS process.

The circuits developed in this study will meet the design requirement not only for portable equipments, but also for video signal processing, such as HDTV, high-frequency digital communications, and waveform acquisition/instrumentation. This research will demonstrate that this development is not merely an academic curiosity, but an important practical technology for the future.

### 1.4 Thesis Organization

This thesis is organized as follows: Chapter 2 reviews the previous work in the design of current mirrors, current copiers, and some existing current-mode circuits. Chapter 3 presents the developed high-performance current copiers. Based on the developed highperformance current copiers, the designs of both S/H circuits and ADC circuits are discussed in Chapters 4 and 5, respectively. Finally, conclusions and future research are given in Chapter 6.

## Chapter 2

## Background

Current copier is the basic building block of Switched-Current (SI) circuits. It is developed to alleviate the errors of conventional current mirrors caused by fabrication tolerance. Section 2.1 reviews the current mirrors and their error effects, while Section 2.2 outlines the existing current copiers and the difficulties for achieving high speed and high accuracy. Finally, Section 2.3 discusses the existing SI circuits related to this study.

### 2.1 Current Mirrors

A current mirror, as shown in Figure 2.1, is a circuit that reproduces its input current. The output current $I_{0}$ equals the input current $I_{i}$ if its two transistors are identical and their output impedances are very high. In practice however, it is virtually impossible to obtain identical transistors due to the following error effects: (1) Channel length modulation ( $r_{0}$ ); (2) Aspect ratio mismatch (W/L); (3) Threshold voltage mismatch $\left(\mathrm{V}_{\mathrm{T}}\right)$, and (4) mobility mismatch $(\mu)$. Note that the error due to the channel-length modulation can be reduced by using some circuit technologies presented in [18], while errors (3) and (4) can be alleviated when large-size transistors are used. On the other hand, the error due to the aspect

(a)

(b)

Figure. 2.1: Simple Current Mirrors: (a) NMOS; and (b) PMOS.
ratio mismatch can be reduced by using long-channel transistors [19], but it is penalized by limiting the speed performance particularly when high accuracy is required. As a result, the ADC design using current-mirrors have been limited up to 8 bits when power and area optimizations are considered [19,20], and up to 20 MHz for the operating speed [6].

### 2.2 Current Copiers

Current copiers perform the same functions as current mirrors, but they alleviate the error effects in current mirrors [8]. Figure 2.2 illustrates the basic structure of a current copier. The input current $I_{\text {in }}$ is reproduced by turning on switches $S_{1}$ and $S_{2}$. The circuit will settle to the state referred to as calibration state, where the capacitance $\mathrm{C}_{1}$ has a voltage necessary to support the drain current $I_{D 1}$ that is equal to $I_{i n}$, plus the bias current. Once the required settling accuracy is reached, the circuit can be turned into the operation state by opening $S_{1}$ and $S_{2}$, and closing $S_{3}$. Thus the input current source $I_{\text {in }}$ is free for other uses, and a load current $I_{\text {out }}$ which is equal to $I_{\text {in }}$ can be sunk by transistor $\mathbf{M}_{1}$. The transistor $\mathbf{M}_{1}$ is called a current-storage transistor. The current $I_{\text {out }}$ can be reproduced from the input current $I_{\text {in }}$ without the need of well-matched elements. However, the current copier is not free of errors. It suffers from two errors due to (1) the nonzero output conductance $\mathrm{g}_{\mathrm{ol}}$ of $\mathrm{M}_{1}$; and (2) the clock feedthrough of $\mathrm{S}_{\mathbf{2}}$ [8].

The nonzero output conductance $g_{o l}$ results from the channel length-modulation effect [18] and the drain-gate capacitive coupling of transistor $M_{1}$ [8]. The former effect reflects the fact that the depletion region in the channel of a MOS transistor stretches itself toward the source when the drain-source voltage $\mathrm{V}_{\mathrm{DS}}$ increases. This means that the distance that a carrier from the source must pass to reach the drain is shorter for a higher drain-source


Figure. 2.2: Basic Structure of a Current Copier.
voltage difference than for a lower one, resulting in an increase of the drain current with $\mathrm{V}_{\mathrm{DS}}$. On the other hand, the drain-gate capacitive coupling may also cause the nonzero conductance when the gate of a MOS transistor is floating, as it is the case when a current-storage transistor is in the operation state. As the small-signal equivalent circuit shown in Figure 2.3, any variation on the drain voltage $\Delta V_{D}$ will couple to the gate and cause a gate voltage variation $\Delta \mathrm{V}_{\mathrm{G}}$ As a result, a change of the drain current incurs through the transconductance $g_{m l}$. The output conductance can be expressed as $g_{o c}=C_{D G}\left(C_{D G}+C_{1}\right)^{-1}$ $g_{m l} \approx C_{D G} \tau^{-1}$, where $\tau=C_{1} g_{m l}{ }^{-1}$ is the time constant of the current copier. This relation reveals that for high-speed operation, i.e. small $\tau$, the current copier will have a large output conductance.

The clock feedthrough error effect [21] is caused by the charge stored in the conducting channel of a MOS transistor. As shown in Figure 2.4, one end of the switch is connected to the gate node $G$ of the transistor $M_{1}$. During the turn-off transient, the gate voltage $\mathrm{V}_{\mathrm{g}}$ of the switch goes down, forcing the charge in the switch channel to leave. Some charges, in the channel of the switch will dump onto the gate $G$. The dumped charge changes the voltage across the capacitance, causing the current $I_{\text {out }}$ sunk by $M_{1}$ in the operation state to be different from $I_{i n}$. Note that the charge stored in the switch-transistor channel and the sharing of the charge by the both ends depend on the voltage $V_{G}$ which changes with the input current, thus, the error current will depend on the input current. In other words, the error current is not just an offset [22-24], but also causes gain error and distortion of the current copier.

A number of current copiers have been proposed recently to alleviate the error due to the output conductance $\mathrm{g}_{\mathrm{ol}}$, including cascode approach [8] and negative feedback ap-


Figure. 2.3: Output Conductance Resulting From $\mathrm{C}_{\mathrm{GD}}$


Figure 2.4: Charge Dumped Onto $\mathrm{C}_{1}$ Through Switch $\mathrm{S}_{2}$.
proach $[25,26]$. A cascode current source has an output impedance much higher than a simple one. This technique has been widely used to design high-speed and high-gain operation amplifiers [18], and to separate the drain of a current-storage transistor $\mathrm{M}_{1}$ from the output/ input node $X$ to alleviate the effect of the input current on the drain potential. On the other hand, the latter approach separates the gate of the current-storage transistor from node $\mathbf{X}$. This structural difference results in important performance difference of the copiers.

### 2.2.1 Cascode Current Copiers

Figure 2.5(a) illustrates a basic cascode current copier [8], where the current-storage transistor $\mathbf{M}_{1}$ in Figure 2.2 is replaced by a cascode structure with $\mathbf{M}_{1}$ and $\mathbf{M}_{\mathbf{2}}$. Due to the cascode structure, the input current has a much smaller impact on the drain voltage of $M_{1}$ in this copier than that in the basic current copier shown in Figure 2.2. The drain voltage of transistor $M_{1}$ in Figure 2.2 is equal to the gate voltage during calibration and the variation of the error current $I_{g o}$ due to the output conductance is related to the input current variation and can be expressed as

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{go}} \approx\left[\left(\mathrm{~g}_{\mathrm{ol}}+\mathrm{g}_{\mathrm{b}}\right) / \mathrm{g}_{\mathrm{m} 1}\right] \Delta \mathrm{I}_{\mathrm{in}} \tag{2.1}
\end{equation*}
$$

where $g_{b}$ is the output conductance of the bias current source. In addition, due to the cascode structure, the drain voltage variation of transistor $M_{1}$ can be reduced by a factor of $\boldsymbol{A}_{2}$, where $A_{2}=\Delta V_{D 2} / \Delta V_{S 2} \approx g_{m 2} /\left(g_{o 2}+g_{b}\right)$ is the voltage amplification of the common gate amplifier consisting of transistor $\mathbf{M}_{\mathbf{2}}$ and the bias current $\mathrm{I}_{\text {bias }}$. Thus, the variation of the error current $I_{\mathrm{go}}$ can be written as

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{go}} \approx\left[\mathrm{~g}_{\mathrm{ol}} /\left(\mathrm{g}_{\mathrm{m} 1} \mathrm{~A}_{2}\right)+\mathrm{g}_{\mathrm{b}} / \mathrm{g}_{\mathrm{ml}}\right] \Delta \mathrm{I}_{\mathrm{in}} \tag{2.2}
\end{equation*}
$$

This implies that the error can be reduced by a factor $A_{2}$, if $g_{b}$ is kept small. Therefore, to


Figure 2.5: Cascoded Copiers: (a) Simple; and (b) Regulated.
keep a small $g_{b}$, a cascode current source is needed for the bias current source.
The main disadvantage of the cascode copier is the use of the headroom transistor $\mathbf{M}_{2}$, which reduces the gate available voltage swing of transistor $\mathbf{M}_{1}$ and increases the requirement on the supply voltage. As can be seen in the later discussion.

The accuracy of the simple cascode copier and its need of high supply voltage can be improved by a regulated cascode copier, as shown in Figure 2.5(b) [27], where the gate bias voltage of $\mathrm{M}_{2}$ in Figure 2.5(a) is replaced by an amplifier consisting of $\mathrm{M}_{3}$ and the bias current source on its drain $\mathrm{I}_{\mathrm{db} 3}$. The input of the amplifier is connected to the drain of the current-storage transistor $\mathbf{M}_{1}$. Thus, its drain voltage variation with respect to the input current is further attenuated by the voltage gain of the amplifier. If the voltage gain of the amplifier is $A_{3}$, the error current due to the output conductance can be expressed as

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{go}} \approx\left[\mathrm{~g}_{\mathrm{ol}} /\left(\mathrm{g}_{\mathrm{ml}} A_{2} A_{3}\right)+\mathrm{g}_{\mathrm{b}} / \mathrm{g}_{\mathrm{ml}}\right] \Delta \mathrm{I}_{\mathrm{in}} \tag{2.3}
\end{equation*}
$$

In addition, the drain voltage of $\mathbf{M}_{\mathbf{2}}$ changes with its gate voltage. In other words, the transistor can work at the just-saturated bias point for all input currents. This will reduce the power supply voltage. This point is made clear in the later discussion. In fact, as a large error attenuation is provided by amplification $A_{3}$ and the main error is due to charge injection effect, $\mathbf{M}_{1}$ can be designed to work in the linear region to further reduce the power supply voltage, without loss of its accuracy [27].

### 2.2.2 Negative Feedback Current Copier

Figure 2.6(a) illustrates a negative feedback current copier. The structure provides not only a constant drain voltage for the storage transistor, but also for the bias current source at the same time. Thus, the bias can be implemented as a simple current source. As


Figure. 2.6: INFCC: (a) Circuit Structure; (b) Feedback Amplifier with a High Input Impedance; and (c) with a Low Input Impedance.
no headrooms are used, the copier can be operated using low supply voltage. In fact, unlike the basic copier of Figure 2.2, where, in the operation state, the transistor $M_{1}$ has the lowest drain voltage for the largest drain current, the current-storage transistor in a negative feedback copier has always the same drain voltage for all drain current. This feature provides a negative feedback copier the ability to be operated with the lowest power supply. Since the current-storage transistor, together with the input current source, constitutes an inverter, the copier is referred to as an Inverter Negative Feedback Current Copier, or INFCC. The performance of an INFCC highly depends upon the type of feedback amplifier it implements. For simplicity, the INFCC with the amplifier in Figure 2.6(b) is referred to as INFCCI [25], while the INFCC with the one in Figure 2.6(c) is called INFCCII [9].

During calibration the switch $S_{2}$ is on. The variation of the drain voltage of $M_{1}$ is related to the variation of its gate voltage and the voltage gain of the amplifier as $\Delta \mathrm{V}_{\mathrm{D} 1}=\Delta \mathrm{V}_{\mathbf{G} 1} / \mathrm{A}$. Thus, the error currents for INFCCI and INFCCII can be represented as

$$
\begin{align*}
& \Delta \mathrm{I}_{\mathrm{go}} \approx\left[\left(g_{o l}+g_{\mathrm{b}}\right) / g_{\mathrm{ml}} A\right] \Delta \mathrm{I}_{\mathrm{in}}  \tag{2.4a}\\
& \Delta \mathrm{I}_{\mathrm{go}} \approx\left[\left(g_{o l}+g_{\mathrm{b}}\right) / g_{\mathrm{ml}} A+g_{o \mathrm{~A}} / g_{\mathrm{ml}}\right] \Delta \mathrm{I}_{\mathrm{in}} \tag{2.4b}
\end{align*}
$$

(2.4) confirms that the error due to the output conductance of the bias-current source is reduced at the same time with that of the current-storage transistor. The second term in (2.4 II) stands for a new error of INFCC II, because the amplifier has an input current changing with $I_{i n}$. For high accuracy, the output conductance of the amplifier $g_{o A}$ must be small, and a cascode current source has to be used to generate the bias for the amplifier. For the case shown in Figure 2.6(c), the error of the copier can be quite large.

### 2.3 Switched-Current Circuits

Current copiers are the basic building blocks in SI circuits. This sub-section presents the designs of some SI circuits, such as, data converters and sample/hold circuits.

### 2.3.1 Switched-Current Converters

Recently, SI technique has been applied to design high-resolution analog-to-digital converters [3,25,27]. An accuracy beyond what is possible using matched capacitor or resistor networks can be reached by a simple inexpensive digital fabrication process. Figure 2.7(a) shows the functional diagram of a bit cell in a cyclic analog-to-digital converter. The bit cell produces one bit digit word $\mathrm{D}(\mathrm{i})$ and the output residue current $\mathrm{I}_{\mathrm{R}}(\mathrm{i}+1)$ from the input residue current $\mathrm{I}_{\mathrm{R}}(\mathrm{i})$. The core unit of the bit cell that determines the accuracy is the $\times 2$ unit, called a residue amplifier, which doubles the residue current. In SI technology, the unit is implemented using current copiers as shown in Figure 2.7(b). It consists of 3 current copiers and the switching states for the copier's operation are shown in Figure 2.7(c). Recall that the copier in the operation state outputs the current, while receiving the current in the calibration state. The current stored in Copier 3 is copied to Copier 1 in the first cycle, i.e., $\mathrm{I}_{1}=\mathrm{I}_{3}$, and to Copier 2 in the second cycle, i.e., $\mathrm{I}_{2}=\mathrm{I}_{3}$, then the currents stored in both Copiers 1 and 2 are copied back to Copier 3 in the third cycle, where $\mathrm{I}_{3_{(\text {(cem })}}=\mathrm{I}_{1}+\mathrm{I}_{2}=2 \mathrm{I}_{3(\mathrm{old})}$. This concludes the operation for the computation of the residual current for the next bits. In the above simplified explanation, the operation of a possible subtraction of a reference current from the amplified residue is omitted. The subtraction can be done separately [25] or at the same time as the residual amplification [27]. For the former case one more clock phase will be needed.


Figure 2.7: Cyclic Converter: (a) Block Diagram; (b) SI x2 Unit; and (c) State Table. (Calib - calibration, Oper. - operation.)

### 2.3.2 Switched-Current S/H Circuits

For current-mode data acquisition systems, current sample/hold (S/H) circuits are frequently required to freeze fast moving signals before processing by the system. A number of current $\mathrm{S} / \mathrm{H}$ circuits have been reported [28]. The main problem with the currentmode $\mathrm{S} / \mathrm{H}$ circuits is that high precision is difficult to achieve due to the signal-dependent clock feedthrough errors. Over-sample techniques have been proposed as an effective method to reduce the errors.

Recently, a design methodology for highly accurate oversampling current S/H circuits with an integrating feedback structure, as shown in Figure 2.8(a), has been proposed in [29]. The circuit consists of a gain stage (with DC gain of $A_{I}$ ), a switched-current integrator, and a current copier (CC). The same clock is applied to both the integrator and the current copier. Consequently, the varying input current is sampled in the integrator while a constant output is held by the current copier. The structure has the similar feature of a $\Sigma-\Delta$ modulator, which achieves a very high linearity by limiting the signal bandwidth. Also, it reduces both thermal noise and systematic errors simultaneously, thus the circuit provides a superb linearity and a very large dynamic range even for continuous-time input currents.

Figure 2.8(b) illustrates an equivalent z-domain signal-flow graph of the integrating feedback structure in Figure 2.8(a), where two potential errors may result from the structure: one is from the integrator while the other from the copier $C C$. Let $\mathrm{E}_{\mathrm{I}}(\mathrm{z})$ and $\mathrm{E}_{\mathrm{C}}(\mathrm{z})$ denote the errors resulting from the integrator and the copier, respectively. The output current can be expressed as

$$
\begin{equation*}
I_{o u t}(z)=\frac{-A_{1} z^{-1}}{1+\left(A_{1}-1\right) z^{-1}}\left(I_{i n}+\frac{E_{l}(z)}{A_{1}}\right)-\frac{\left(1-z^{-1}\right) z^{-\frac{1}{2}}}{1+\left(A_{1}-1\right) z^{-1}} E_{c}(z) \tag{2.5}
\end{equation*}
$$


(a)

(b)

Figure 2.8: An Oversampling S/H Circuit with an Integrating Feedback Structure: (a) Basic Structure; and (b) Signal-flow Graph.

By (2.5), the term $\left|1-z^{-1}\right|$ decreases as the oversampling ratio increases and thus reducing the error effect due to $\mathrm{E}_{\mathrm{C}}(\mathrm{z})$ from the copier. On the other hand, the increase of the oversampling ratio does not affect the first term of (2.5). Apparently, by (2.5), the term $\left(\mathrm{E}_{\mathrm{I}}(\mathrm{z})\right.$ / $A_{I}$ ) can be reduced significantly if a large gain $A_{I}$ is used. However, to maintain the stability of the system, the pole has to be located inside of the unit circle. Therefore, $\left|A_{I^{-}}\right| \mid<1$, or $0<A_{I}<2$, is required. Consequently, there are the needs for a large oversampling ratio to compensate the low gain of the direct path [29] and high-order structures have been suggested to reduce the error $\mathrm{E}_{\mathrm{I}}(\mathrm{z})$. Thus, a higher circuit complexity may be needed for such an implementation.

### 2.4 Discussion

It is believed that switched-current circuits can be operated with low power supply voltage because of small voltage swings associated with low-impedance nodes. Low-cost standard digital processes can be used for manufacturing since precision linear capacitors are not required. Thus, switched-current is ideally suited to mixed-signal IC's in future low-power/low-voltage analog signal processing applications. Since the current copiers are the major building blocks of switched-current circuits, it is desirable to develop high-performance current copiers. Different structures provide a current copier with different performances, including speed, power, capacitance and supply voltage requirement. Reducing the supply voltage is greatly desired to reduce the power consumption and cost of mixedsignal chips. However, there is not enough study dedicated to low- voltage performance of current copier circuits. No clear answer for the important question, such as, what sets the limit for supply voltage of different designs can be readily found in the literatures.

In practice, with the realistic switches where the stray effects are not negligible for low supply voltage, the speed performance may be degraded significantly. Thus a thoroughly study of the effects and structures which minimizes the effects will be handled in the next chapter. Several design issues on high accuracy and high speed current copiers are investigated.

## Chapter 3

## High Performance Current Copiers

The performance of SI circuits is mainly determined by the current copiers they employ. Therefore, high-performance current copiers are desired. The developed current copiers should be simple yet high-speed and high-accuracy, and can be used for low-power/ low-voltage analog signal processing applications. This chapter addresses the design issues and presents the developed current copiers and their performance analysis.

### 3.1 Performance Analysis

Current copiers suffer from two major effects which are due to the non-zero output conductance and charge feedthrough. Several circuits have been presented in the previous chapter to reduce the error due to the non-zero output conductance. The error effect due to charge feedthrough can be alleviated by increasing the gate capacitance $C_{1}$ [21]. An open question is: how to make a copier with a larger gate capacitance to be operated at high calibration speed? More specifically, the calibration speed of the copier in Figure 2.2 is determined by the time constant

$$
\begin{equation*}
\tau=C_{1} / g_{m I} \tag{3.1}
\end{equation*}
$$

where $g_{\mathrm{ml}}$ is the transconductance of the transistor $M_{I}$. In fact, by (3.1), a slow calibration speed will result if a large capacitance $C_{1}$ is employed. On the other hand, the time constant can be kept small with the use of a large $C_{1}$ if a relatively large $g_{m 1}$ is chosen. The following important issues will be addressed: what is the effect of $g_{m l}$ on the accuracy? and what is the limitation on the choice of $C_{1}$, if a small $\tau$ is allowed by charge feedthrough effect? Is the charge injection error effect the main obstacle for high performance? and Does the stray effects limit the calibration speed?

### 3.1.1 Charge-Feedthrough Error Effects

Consider the gain-error of a current copier defined as

$$
\begin{equation*}
\varepsilon=\frac{d(\Delta I)}{d I_{i n}} \tag{3.2}
\end{equation*}
$$

where $\Delta I=\mathrm{I}_{\text {out }}-\mathrm{I}_{\text {in }}$ is the error current of the copier. The error current due to charge $\Delta \mathrm{q}$ dumped by switch $S_{2}$ onto the gate capacitance $C_{1}$ can be written as

$$
\begin{equation*}
\Delta I=\frac{\Delta q}{C_{1}} g_{m 1} \tag{3.3}
\end{equation*}
$$

By (3.2) and (3.3), the gain-error $\varepsilon$ can be re-written as

$$
\begin{equation*}
\varepsilon=\frac{\frac{d(\Delta I)}{d I_{o u t}}}{1+\frac{d(\Delta I)}{d I_{o u t}}} \tag{3.4}
\end{equation*}
$$

with

$$
\begin{equation*}
\frac{d(\Delta I)}{d I_{o u t}}=\frac{\Delta q}{C_{1}\left(V_{G}-V_{T 0}\right)}+\frac{1}{C_{1}} \frac{d(\Delta q)}{d V_{G}} \tag{3.5}
\end{equation*}
$$

When (3.5) was derived, the following relation

$$
\begin{equation*}
g_{m 1}=\beta\left(V_{G}-V_{T 0}\right)=\sqrt{2 \beta I_{o u t}} \tag{3.6}
\end{equation*}
$$

has been used, where $\beta$ is the transconductance constant and $V_{T 0}$ the threshold voltage of the current-storage transistor $\mathrm{M}_{1}$. From (3.4) and (3.5), $|\varepsilon|$ can be kept small if we chose $C_{\boldsymbol{J}}$ and $V_{G}-V_{T 0}$ to be sufficiently large. As a result, by (3.6), $\mathrm{g}_{\mathrm{ml}}$ must be kept large. As mentioned, for relatively large $C_{l}$ and $g_{m 1}$, by (3.1), the time constant $\tau$ can be kept small. Thus, there is no direct impact on speed $\tau$ and accuracy $\varepsilon$ with the error effect due to the charge feedthrough. However, as far as the power consumption is concerned, the choice of $C_{l}$ is critical. More specifically, by (3.1) and (3.6), we have

$$
\begin{equation*}
\tau=\frac{C_{1}\left(V_{G}-V_{T 0}\right)}{2 I_{o u t}} \tag{3.7}
\end{equation*}
$$

As the minimal value of $C_{I}\left(V_{G}-V_{T 0}\right)$ will be limited by the required accuracy given by (3.5) or the signal-to-noise ratio (SNR) of the copier cell [30], the time constant $\tau$ can be made small only by choosing a large current $I_{\text {out }}$, resulting in a large power consumption.

Assume that $C_{I}=2 p f, V_{G}-V_{T O}=0.5 V$, and $\tau=2 \mathrm{~ns}$, by (3.7), we have $I_{o u}=250 \mu \mathrm{~A}$. For a supply voltage of 3.3 V , the power consumption for a current copier is 0.825 mW . Therefore, the total power consumption of a 10-bit ADC which contains 20 current copiers is approximately 16.5 mW . Assume that the settling time of the copier is $7 \tau$ and the residual amplifier of the ADC requires at least two calibration cycles. Thus, the sample rate of the ADC is $1 / 14 \tau$, or 35.7 MSamples per second (MS/s). The above assumptions are all achievable. Unfortunately, existing pipelined ADC's have not yet reached the estimated power consumption level with this sample rate, mainly due to the effect of other time constants which make the calibration slower than that predicted. This result reveals that charge injection is not the main obstacle for high performance, but the stray effects that limit the calibration speed. The limitation on the choice of $C_{1}$ from SNR requirement will be discussed
later.

The choice of $C_{1}$ is also limited by the on-resistance of the switch $S_{2}$ and the supply voltage. To make the clock-feedthrough error small, a small transistor should be used for the switch $S_{2}$. The on-resistance $r_{S 2}$ of the switch $S_{2}$ is usually larger than $10 \mathrm{~K} \Omega$ due to the small size of the switch and the low bias voltage for low supply voltage applications. This low conductance together with the low power supply will limit the maximum current that is available to charge the capacitance $C_{l}$, as the shown by equivalent circuit Figure 3.1. The equivalent circuit is obtained from Figure 2.3 for the case $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{X}}<\mathrm{V}_{\mathrm{ST}}$, where $\mathrm{V}_{\mathrm{X}}$ is the voltage of node X and $\mathrm{V}_{\mathrm{ST}}$ is the saturation voltage of the bias current source in Figure 2.3. During the transient, the voltage $\mathrm{V}_{\mathrm{X}}$ approaches $\mathrm{V}_{\mathrm{DD}}$, forcing the transistor which implements the bias current source to operate in the triode region and resulting in a low output impedance. The transient state occurs when $I_{\text {in }}-I_{D I}-I_{\text {bias }}>\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{G} 1}-\mathrm{V}_{\mathrm{ST}}\right) / r_{\mathrm{S} 2}$. As the time moves on, the current $I_{D I}$ will approach $I_{i n}$, making the current ( $I_{i n}-I_{D I}-I_{b i a s}$ ) flowing through $r_{\mathrm{S} 2}$ to become smaller. At the end of the transient state, the circuit will go back to the state shown in Figure 2.2. When $I_{D I}$ approaches $I_{i n}$, in Figure 3.1, the time constant is $\tau_{S 2}=r_{S 2} C_{1}$. Note that, for low supply voltage and small switch, the resistance $r_{S 2}$ is generally large. Thus, choosing large $\mathrm{C}_{1}$ will definitely cause a large time constant $\tau_{\mathbf{S} 2}$. It will also take much longer transient time from the state in Figure 3.1 to that in Figure 2.2. For example, if $r_{\mathrm{S} 2}=10 \mathrm{~K} \Omega$ and $C_{1}=2 p f$, then the time constant $\tau_{\mathrm{S} 2}=20 \mathrm{~ns}$. This large time constant may cause a longer transient response when the copier is driven into the state shown in Figure 3.1 with a large pulse input current. The amplitude of the pulse input current should be limited to keep the transient short.


Figure 3.1 Equivalent Circuit of the Copier for $V_{D D}-V_{X}<V_{S T}$.

### 3.1.2 Stray Effects

When an ideal switch is employed in the basic copier, the settling time of the copier is determined solely by the time constant $\tau$. However, this may not be valid when low supply voltage and non-ideal switches with relative high threshold voltages are employed. Three switches are includes in the basic copier in Figure 2.2: $S_{1}$ and $S_{3}$ are current-steering switches and $S_{2}$ is a sampling switch. When $S_{1}$ must carry out a current equals to the input current, its area cannot be too small, and its stray capacitance cannot be ignored. On the other hand, $S_{2}$ must be kept small in order to minimize the charge injection error, and it may have large stray resistance. As a result, both stray capacitance and resistance generates a large time constant which will definitely affect the speed performance. The stray effects in various copiers are analyzed as follows.

## Basic Current Copier

Figure 3.2 plots the stray capacitances, $c_{s}$, of both $S_{1}$ and $S_{3}$ and the stray resistance, $r_{\mathrm{s} 2}$, of $\mathrm{S}_{2}$ for various supply voltages. The switches are implemented with CMOS switches, where the width of the PMOS transistor is twice that of the NMOS transistor. The width of switches $S_{1}$ and $S_{3}$ is chosen in such a way that the voltage drop across them is about 0.2 V when a current $300 \mu \mathrm{~A}$ flows through them. The widths of both NMOS and PMOS transistors are $6 \mu \mathrm{~m}$. The stray capacitance can be expressed as $c_{\mathrm{s}}=C_{o x}\left(W_{1}+W_{3}\right)$, where $C_{o x}$ is the oxide capacitance, and $W_{1}$ and $W_{3}$ are the total widths of $S_{1}$ and $S_{3}$, respectively. (The total width of a switch is the sum of the widths of the NMOS and the PMOS transistors.) In Figure 3.2(a), the stray capacitance increases as the supply voltage decreases, because the switch width has to be increased to keep the capacity of the switch to carry a current


Figure 3.2: Performance Analysis: (a) Effect of Power Supply Voltage on the Stray Capacitance $c_{\mathrm{s}}$; (b) on the Resistance $r_{\mathrm{s} 2}$; and (c) Small Signal Linearized Model.
unchanged with a lower bias voltage. In Figure 3.2(b), the stray resistance $r_{\mathrm{s} 2}$ of the switch $S_{2}$ as a function of the supply voltage, where the input voltage of the switch is assumed to be 1.6 V . The resistance $r_{\mathrm{S} 2}$ goes up as the supply voltage goes down, which reduces the bias voltage of the switch. Therefore, a large time constant may result for low-voltage supply applications.

To simplify the performance analysis, a small-signal linearized model, as shown in Figure 3.2(c), is employed. It should be noted that large change of the transistor currents may occur during the transient period. However, it occurs only during a very small fraction of the entire transient period. The currents are in near steady state in most of the period. Thus, the impact of the stray effects on the settling time can be studied from the small-signal linearized model. Solving the nodal voltage equations, one obtains a characteristics equation

$$
\begin{equation*}
\mathrm{s}^{2}+\left(1+c_{\mathrm{s}} / C_{1}\right) \tau_{\mathrm{s}}^{-1} \mathrm{~s}+\tau_{\mathrm{s}}^{-1} \tau^{-1}=0 \tag{3.8}
\end{equation*}
$$

where $\tau_{\mathrm{s}}=c_{\mathrm{s}} r_{\mathrm{S} 2}$ is the time constant introduced by the stray effects. Since the settling speed of system (3.8) is determined by the maximum absolute value of the real parts of the roots, the system can have a speed equivalently equal to the one determined by the time constant $2 \tau_{s} /\left(1+c_{s} / C_{1}\right)$. Compared to the speed with ideal switches, the speed degradation can be represented as

$$
\begin{equation*}
\mathrm{D}_{\mathrm{s}}=2 r_{\mathrm{s} 2} g_{\mathrm{ml}} /\left(1+C_{1} / c_{\mathrm{s}}\right) \tag{3.9}
\end{equation*}
$$

where $D_{s}$ is speed ratio between using ideal and CMOS switches. From Figures 3.2(a) and 3.2(b), $c_{\mathrm{s}}$ may be in the same range as $C_{1}$ and $r_{\mathrm{s} 2} g_{\mathrm{m} 1}$ may be much larger than one, thus, great speed degradation may result.

## Cascode Current Copiers

The speed performance can be improved by decreasing $D_{s}$ in (3.9). This can be achieved by reducing either $r_{\mathrm{s} 2}$ or $c_{\mathrm{s}}$. Note that, for a given supply voltage, the only way to reduce $r_{s 2}$ is to increase its width which will cause the increase of channel feedthrough error. Therefore, it would be better to reduce $c_{\mathrm{s}}$. The stray capacitance of a switch which is in the saturation region is much smaller than that in the linear region. More specifically, in the saturation region, the stray capacitance on the drain side includes the gate-drain overlap capacitance and the drain-body capacitance. The capacitance is much smaller than the on-state gate-channel capacitance of a switch driven into the linear region. However, a large drainsource voltage drop may occur when the switch is working in the saturation region.

The speed performance for both the simple and self-regulated cascode copiers, as shown in Figures $2.5(\mathrm{a})$ and $2.5(\mathrm{~b})$, respectively, can be improved by reducing the stray capacitance $c_{5}$. Consider the simple cascode copier in Figure 2.5(a). Switch $\mathrm{S}_{3}$ is removed and substituted by the transistor $\mathrm{M}_{\mathrm{b}}$, as shown in Figure 3.3(a). Two additional pairs of switches are added to control the gates of $\mathrm{M}_{2}$ and $\mathrm{M}_{\mathrm{b}}$. During the calibration, $\mathrm{M}_{2}$ is turned on and $M_{3}$ is off, where both $S_{11}$ and $S_{b 2}$ are opened, and $S_{12}$ and $S_{b 1}$ are closed, i.e., the gate of $\mathbf{M}_{\mathbf{2}}$ is connected to $\mathrm{V}_{\text {bias }}$, while the gate of $\mathbf{M}_{\mathbf{3}}$ is grounded. In other words, during the calibration, both structures in Figure 3.3(a) and Figure 2.5(a) are exactly the same. The copier cell outputs its current $\mathrm{I}_{\text {out }}$ through the transistor $\mathrm{M}_{\mathrm{b}}$. More specifically, during copying, $M_{2}$ is turned off and $M_{b}$ is switched on, i.e., both $S_{12}$ and $S_{b 1}$ are opened, and $S_{11}$ is grounded and $\mathrm{S}_{\mathrm{b} 2}$ is connected to $\mathrm{V}_{\mathrm{bias}}$. Similarly, $\mathrm{S}_{1}$ can be also substituted by a transistor $\mathbf{M}_{\mathrm{a}}$ similar to $\mathbf{M}_{\mathrm{b}}$ with its associated switches. As a result, the stray capacitance at node $\mathbf{X}$, denoted as $c_{X}$, is reduced significantly due to the substitution of both switches $S_{1}$ and $S_{3}$.


Figure 3.3: Simple Cascode Copiers: (a) Improved Version; and (b) Equivalent Circuit.


Figure 3.4: Regulated Cascode Copiers: (a) Improved Version; and (b) Equivalent Circuit.

The ratio $C_{1} / c_{X}$ is much larger than $C_{1} / c_{s}$ in (3.9), and thus the speed performance can be improved even with a large $g_{m 1} r_{s 2}$. Similarly, the regulated cascode copier in Figure 2.5(b) can be modified as shown in Figure 3.4(a) with its equivalent circuit in Figure 3.4(b).

The use of the headroom transistor $\mathbf{M}_{2}$ introduces a new time constant $\tau_{2}$. Figure 3.3(b) shows the small-signal linearized model of the circuit in Figure 3.3(a). One derives the following characteristic equation,

$$
\begin{equation*}
s^{3}+\frac{1}{a} s^{2}+\frac{1}{a b} s+\frac{1}{a b c}=0 \tag{3.10}
\end{equation*}
$$

with

$$
\begin{align*}
& a=\left[\left(1+c_{0} / C_{1}\right)+\tau_{2}^{-1} \tau_{s}^{\prime}\right]^{-1} \tau_{s}^{\prime} ; b=\left[\left(1+c_{0} / C_{1}\right)+\tau_{2}^{-1} \tau_{s}^{\prime}\right]\left(1+c_{0} / C_{1}\right)^{-1} \tau_{2} \\
& \text { and } c=\left(1+c_{0} / C_{1}\right) \tau \tag{3.11}
\end{align*}
$$

where $\tau_{s}^{\prime}=c_{0} r_{32}$. It should be noted that the two copiers have the same characteristics equation. Based on (3.10), the speed performance can be optimized.

## Negative Feedback Current Copiers

An INFCC has its current-storage transistor working as an inverter during calibration. As shown in Figure 2.6(a), the inverter consists of the transistor $M_{1}$ and the bias current source $\mathrm{I}_{\text {bias }}$. If the amplifier of Figure $2.6(\mathrm{~b})$ is used for high accuracy, the node X will be a high impedance node. On the other hand, the gate node $G$ of $M_{1}$ is also a high impedance node. This means that INFCCI has two high-impedance nodes in the signal path of its feedback loop. The capacitive loads associated with these high impedance nodes cause large delays of the feedback signal, effecting the stability of the copier. Using the amplifier in Figure 2.6(c), the number of the high impedance nodes can be reduced to one, where node X now becomes a low impedance node due to the low input impedance of the amplifier. Thus, a much better stability can be obtained by INFCCII. A small-signal equivalent
circuit shown in Figure 3.5 is used to analyze the stability property. Using the equivalent circuits, where the stray effects of the switches are ignored, the following characteristic equations are obtained

$$
\begin{align*}
& \mathrm{s}^{2}+\left(\tau \tau_{\mathrm{A}}\right)^{-1}=0  \tag{3.12I}\\
& \mathrm{~s}^{2}+\tau_{\mathrm{A}}^{-1} \mathrm{~s}+\left(\tau \tau_{\mathrm{A}}\right)^{-1}=0 \tag{3.12II}
\end{align*}
$$

where $\tau_{A}=C_{A} / g_{m A}$ is the time constant of the amplifier. The first equation is for INFCCI and the second for INFCCII. This implies that IFNCCI has a stability problem, while IFNCCII has a settling speed determined by the time constant $\tau_{\mathrm{A}}{ }^{\prime}=2 \tau_{\mathrm{A}}$ which is twice the time constant of the amplifier. With the use of short-channel transistors where $\tau_{A}{ }^{\prime}$ is in the nanoor sub-nano-second range, IFNCCII may have a settling time in the nano-second range. However, as pointed out in Section 2.2.2, an IFNCCII suffers from a accuracy problem due the input current of the amplifier. Thus, neither INFCCI nor INFCCII can achieve the desired speed performance.

### 3.1.3. Signal-to-Noise Ratio (SNR)

A SI circuit samples and holds an input current signal. Any noise currents introduced with the signal or by the storage transistors undergo the same sampling process. Noise with frequency components above the Nyquist frequency are undersampled and therefore create replicas at base-band frequencies [31]. The major noise current sources in the storage transistors of current copiers are thermal noise and flicker noise. The analysis and model of such noise sources in current copiers have been studied extensively in [32]. It is well understood that the input current source has also a significant contribution to the total noise. However, the noise caused by the input current source was not included.


Figure 3.5. INFCC: (a) Amplifier Model \& (b) Calibration Model of INFCCI; and (c) Amplifier Model \& (d) Calibration Model of INFCCII.

In this study, the input current source is considered in the noise analysis. A pair of current copiers with a noise current sources $i_{n 1}$ and $i_{n 2}$, as shown in Figure 3.6, is employed. The copier consists of two storage transistors $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$, and the common bias transistor $\mathrm{M}_{\mathrm{b}}$ with a noise current $i_{n b}$. During the hold time of the copier, while the sample and hold noise is being output from the storage transistor, the noise source flows directly to the output. Since the sampled noise and the direct noise have opposite signs, the low-frequency flicker noise can be ignored, and the thermal noise dominates [32]. The variances of the noise currents are respectively expressed as

$$
\begin{align*}
& \overline{i_{n 1}^{2}}=\frac{2}{3} m_{t h} k T_{j} g_{m 1} \Delta f \\
& \overline{i_{n 2}^{2}}=\frac{2}{3} m_{t h} k T_{j} g_{m 2} \Delta f  \tag{3.13}\\
& \overline{i_{n b}^{2}}=\frac{2}{3} m_{t h} k T_{j} g_{m b} \Delta f
\end{align*}
$$

where $m_{t h}$ is a process-dependent constant which in practice ranges from 1 to $2.5, k$ is the Boltzmann constant, $T_{j}$ is the absolute temperature, $\Delta f=g_{m l} /(4 C)$ is the noise bandwidth, and $g_{m 1}, g_{m 2}$, and $g_{m b}$ are the transconductance of $M_{1}, M_{2}$, and $M_{b}$, respectively. Note that the transconductances are

$$
\begin{equation*}
g_{m 1}=2 \sqrt{\beta_{1} I_{D 1}}, g_{m 2}=2 \sqrt{\beta_{2} I_{D 2}}, \text { and } g_{m b}=2 \sqrt{\beta_{b} I_{b}} \tag{3.14}
\end{equation*}
$$

where $\beta_{1}, \beta_{2}$, and $\beta_{b}$ are the transconductance constants of $M_{1}, M_{2}$, and $M_{b}$. Since these noise currents are uncorrelated, the variance of the total noise is the sum of the variances in (3.13), i.e.,

$$
\begin{equation*}
\overline{i^{2}}{ }_{n}=\frac{2}{3} m_{t h} k T_{j}\left(g_{m 1}+g_{m 2}+g_{m b}\right) \Delta f=\frac{2}{3} m_{t h}\left(k T_{j} / C\right) \xi g_{m b}^{2} \tag{3.15}
\end{equation*}
$$

where

$$
\xi=\left(1+\frac{g_{m 2}}{g_{m 1}}+\frac{g_{m b}}{g_{m 1}} \frac{g_{m 1}{ }^{2}}{g_{m b}^{2}}\right.
$$



Figure 3.6: A Pair of Basic Copiers with Noise Current Sources.

Apparently, the maximum noise variance occurs when the $\xi$-value is maximum. Let $m_{i}=2 I_{D I} / I_{b}-1$ be the modulation index and $v=\beta_{1} / \beta_{b}$ be the normalized transconductance constant. If we assume that $\beta_{1}=\beta_{2}$ and $I_{b}=I_{D 1}+I_{D 2}$, both drain currents are

$$
\begin{equation*}
I_{D I}=\left(1+m_{i}\right) I_{b} / 2, \text { and } I_{D 2}=\left(1-m_{i}\right) I_{b} / 2 \tag{3.16}
\end{equation*}
$$

Therefore, by (3.14)-(3.16), we have

$$
\begin{equation*}
\left.\xi=\xi\left(m_{i}, v\right)=\left[v\left(1+m_{i}\right)+\sqrt{v\left(1-m_{i}^{2}\right.}\right)+\sqrt{2 v\left(1+m_{i}\right)}\right] / 2 \tag{3.17}
\end{equation*}
$$

Figure 3.7(a) plots the values of $\xi$ for $m_{i}$ ranged from 0 to 1 and $v=0.25,2$, and 4. Results show that, for small $m_{i}$, the noise increases as $m_{i}$ increase, due to the increase of $I_{D I}$, causing a larger noise bandwidth. Let $m_{\text {imax, }}$ denote the modulation index such that $\xi\left(m_{\text {imax }, v}, v\right)$ is the maximum value of $\xi\left(m_{i}, v\right)$. The noise decreases when $m_{i}>m_{\text {imax, }}$, due to the reduction of $I_{D 2}$. Figure 3.7(b) shows that the maximum values $\xi\left(m_{i m a x}, v, v\right)$ for all $v$ 's ranged from 0 to 4 are located between 0.785 and 0.9 . It should be noted that, in Figure 3.7(a), the $\xi$-value decreases as $v$ decreases. However, it does not imply that the total noise level is low for a small $v$, but the noise generated from the bias transistor dominates.

For a sinusoidal with peak amplitude $m_{i} I_{b} / 2$, the RMS value is $m_{i} I_{b} / \sqrt{8}$, and the variance of the signal is

$$
\begin{equation*}
\overline{i_{s}^{2}}=m_{i}^{2} I_{b}^{2} / 8 \tag{3.18}
\end{equation*}
$$

Therefore, with $I_{b} / \beta_{b}=\left(\left|V_{G S b}\right|-\left|V_{T b}\right|\right)^{2}$, the SNR can be expressed as

$$
\begin{equation*}
S N R=10 \log _{10}\left[\overline{i_{s}^{2}} / \overline{i_{n}^{2}}\right]=10 \log _{10}\left(\frac{m_{i}^{2}\left(\left|V_{G S b}\right|-\left|V_{T b}\right|\right)^{2}}{\frac{64}{3 C} m_{t h} k T_{j} \xi\left(m_{i}, v\right)}\right) \tag{3.19}
\end{equation*}
$$

where the worst-case SNR can be obtained by substituting $m_{i}=m_{\text {imax, }}$. With the time constant $\tau=C / g_{m 1}$ and $g_{m 1}=\sqrt{2 v\left(1+m_{i}\right)} \mathrm{I}_{\mathrm{b}}\left(\left(\left|\mathrm{V}_{\mathrm{GSb}}\right|-\left|\mathrm{V}_{\mathrm{Tb}}\right|\right)\right.$, the SNR in (3.19) can be expressed


Figure 3.7: Basic Copier: (a) Noise as a Function of Modulation Index; and (b) Modulation Index for Maximum Noise as a Function of $v$.

$$
\begin{equation*}
S N R=10 \log _{10}\left(\frac{\tau V_{D D} I_{b}}{\frac{16 \sqrt{2}}{3} m_{t h} k T_{j}} \eta\left(m_{i}, v\right)\right) \tag{3.20}
\end{equation*}
$$

where

$$
\begin{align*}
& \eta\left(m_{i}, v\right)=\frac{\left|V_{G S b}\right|-\left|V_{T b}\right|}{V_{D D}} f\left(m_{i}, v\right) \text { and }  \tag{3.21}\\
& f\left(m_{i}, v\right)=\frac{m_{i}^{2}}{\sqrt{2 v}+v \sqrt{1+m_{i}}+v \sqrt{1-m_{i}}} \tag{1}
\end{align*}
$$

The function $\eta\left(m_{i}, v\right)$ is referred to as a structure function. Note that different copiers have different structure functions. The structure functions are derived as follows.

## Basic Current Copier

Consider the basic current copier in Figure 3.6, the bias transistor $\mathbf{M}_{\mathbf{b}}$ works in saturation if $V_{D D}-V_{X}>V_{D D}-V_{b}-\mid V_{T b}$. To make both transistors $M_{1}$ and $M_{2}$ to operate in saturation, it requires

$$
V_{X_{\min }}>V_{X_{\max }}-V_{T 1}, \text { and } V_{X \min }>V_{X \max }-V_{T 1}
$$

where $\mathrm{V}_{\mathrm{Tl}}$ is the threshold voltage of $\mathrm{M}_{1}$, and the maximum and minimum values of $\mathrm{V}_{\mathbf{X}}$ are

$$
\begin{equation*}
V_{X \max }=\sqrt{\frac{1+m_{i}}{2 v}}\left(\left|V_{G S b}\right|-\left|V_{T b}\right|\right)+V_{T 1} \tag{3.22}
\end{equation*}
$$

and

$$
\begin{equation*}
V_{X \min }=\sqrt{\frac{1-m_{i}}{2 v}}\left(\left|V_{G S b}\right|-\left|V_{T b}\right|\right)+V_{T 1} \tag{3.23}
\end{equation*}
$$

Note that $\mathrm{V}_{\mathrm{X}_{\max }}$ and $\mathrm{V}_{\mathrm{X} \min }$ are the voltages when the calibrated storage transistor has the maximum and minimum drain currents, respectively. Since $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{b}}+\left|\mathrm{V}_{\mathrm{GSb}}\right|$, we obtain

$$
\mathrm{V}_{\mathrm{GSb}}\left|-\mathrm{V}_{\mathrm{Tb}}\right| \leq \mathrm{V}_{\mathrm{DD}} / \mathrm{f}_{\mathrm{B}}\left(m_{i}, \mathrm{v}\right)
$$

where

$$
\begin{equation*}
\mathrm{f}_{\mathrm{B}}\left(m_{i}, v\right)=1+2 \sqrt{\left(1+m_{i}\right) / 2 v}-\sqrt{\left(1-m_{i}\right) / 2 v} \tag{3.24}
\end{equation*}
$$

Thus, the structure function is expressed as

$$
\begin{equation*}
\eta_{\mathrm{B}}\left(m_{i}, v\right)=\mathrm{f}\left(m_{i}, v\right) / \mathrm{f}_{\mathrm{B}}\left(m_{i}, v\right) \tag{3.25}
\end{equation*}
$$

Figure 3.8(a) plots the structure function of the basic current copier in Figure 3.6, where the $v$-value is varied from 0 to 4 for $m_{i}=0.4,0.6$, and 0.8 . Figure $3.8(\mathrm{~b})$ shows the optimum device parameter values $v$ for maximum $\eta_{\mathrm{B}}\left(m_{i}, v\right)$ with $m_{i}$ ranged between 0.4 and 0.8.

## Cascode Current Copier

Figure 3.9(a) shows the cascode copiers which are used for noise analysis. Similarly, both M11 and M21 are operated in saturation when

$$
\mathrm{V}_{\mathrm{b} 1}-\mathrm{V}_{\mathrm{GS} 12 \max }>\mathrm{V}_{\mathrm{X} \max }-\mathrm{V}_{\mathrm{T} 11}
$$

and the condition for both M12 and M22 operated in saturation is

$$
V_{X_{\min }}-\left(V_{b 1}-V_{G S 12 \min }\right)>V_{G S 12 \min }-V_{T 12}
$$

Similarly, the conditions for both bias transistor in saturation are

$$
\begin{aligned}
& I V_{G S 32}\left|+V_{b 3}-V_{X \max }>\left|V_{G S 32}\right|-\left|V_{T 32}\right|\right. \\
& V_{D D}-\left|V_{G S 32}\right|-V_{b 3}>\left|V_{G S 31} I-\left|V_{T 31}\right|\right.
\end{aligned}
$$

If we assume that both $M_{11}$ nd $M_{12}$ have the same size, then $V_{G S 12 \max }=V_{G S 11 \max }=V_{X \max }$, and $\mathrm{V}_{\mathrm{GS} 12 \min }=\mathrm{V}_{\mathrm{GS} 11 \min }=\mathrm{V}_{\mathrm{X} \min }$. Therefore, we obtain,

$$
\left|\mathrm{V}_{\mathrm{GSb}}\right|-\left|\mathrm{V}_{\mathrm{Tb}}\right|=\left|\mathrm{V}_{\mathrm{GS} 31}\right|-\left|\mathrm{V}_{\mathrm{T} 31}\right| \leq \mathrm{V}_{\mathrm{DD}} / \mathrm{f}_{\mathrm{C}}\left(m_{i}, v\right)
$$

where

$$
\begin{equation*}
\mathrm{f}_{\mathrm{C}}\left(m_{i}, v\right)=2+3 \sqrt{\left(1+m_{i}\right) / 2 v}-\sqrt{\left(1-m_{i}\right) / 2 v} \tag{3.26}
\end{equation*}
$$

Thus, the structure function for the cascode current copier,

(a)

(b)

Figure 3.8: Structure Functions for Basic Copiers: (a) $\eta_{B}\left(m_{i}, v\right)$; and (b) Optimum Device Parameter Values $v_{0}$.


Figure 3.9: Cascode Copier: (a) Schematic; (b) $\eta_{C}\left(m_{i}, v\right)$; and (c) Optimum $v_{0}$.

$$
\begin{equation*}
\eta_{\mathrm{C}}\left(m_{i}, \mathrm{v}\right)=\mathrm{f}\left(m_{i}, \mathrm{v}\right) / \mathrm{f}_{\mathrm{C}}\left(m_{i}, \mathrm{v}\right) . \tag{3.27}
\end{equation*}
$$

Figure 3.9(b) plots the structure functions of the cascode copier, and Figure 3.9(c) shows the optimum device parameter values $v$.

Note that, by (3.21), for a given design constraint on both speed and power, the current copier who has higher structure function value will achieves larger SNR. This implies that, for a given design constraint on both SNR and speed, the current copier which has the higher structure function value will require less power.

## Negative Feedback Current Copiers.

Figure 3.10(a) shows the copiers for noise analysis. In this structure, a new noise source is introduced by the additional feedback amplifier, where the noise source is modeled by adding an input current source $i_{n i}$ and an input voltage source $v_{n i}$, as shown. However, the new noise source is not of significance to the total noise. More specifically, the noise voltage source causes the voltage on X to be deviated from the expected value $\mathrm{V}_{\text {ref }}$ by $v_{n i}$. Thus, the variance of the noise current caused by this voltage source is $g_{0}{ }^{2} \overline{v_{n i}{ }^{2}}$, where $g_{0}$ is the equivalent conductance between $X$ and ground. Since $g_{0}$ is usually very small, the noise can then be ignored. On the other hand, it has been shown that the noise caused by the input noise current is also very small compared to the total noise [32]. Thus, the noise caused by the amplifier is ignored in this discussion. Similarly, the conditions for $\mathbf{M}_{1}, \mathbf{M}_{\mathbf{2}}$, and $\mathbf{M}_{\mathbf{b}}$ in saturation are

$$
\mathrm{V}_{\mathrm{G} 1 \max }-\mathrm{V}_{\mathrm{T} 1}<\mathrm{V}_{\mathrm{X}}, \mathrm{~V}_{\mathrm{G} 2 \max }-\mathrm{V}_{\mathrm{T} 1}<\mathrm{V}_{\mathrm{X}} \text {, and } \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{X}}>\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{b}}-\left|\mathrm{V}_{\mathrm{Tb}}\right|
$$

where $V_{G 1}$ and $V_{G 2}$ are the gate voltage of both $M_{1}$ and $M_{2}$, respectively. Therefore, we obtain,


Figure 3.10: Negative-Feedback Copier: (a) Schematic; (b) $\eta_{\mathrm{N}}\left(m_{i}, v\right)$; and (c) Optimum $v_{0}$.

$$
\left|\mathrm{V}_{\mathrm{GSb}}\right|-\mathrm{V}_{\mathrm{Tb}} \mid \leq \mathrm{V}_{\mathrm{DD}} / \mathrm{f}_{\mathrm{N}}\left(m_{i}, \mathrm{v}\right)
$$

where

$$
\begin{equation*}
\mathrm{f}_{\mathrm{N}}\left(m_{i}, v\right)=1+\sqrt{\left(1+m_{i}\right) / 2 v} \tag{3.28}
\end{equation*}
$$

Thus, the structure function for the negative-feedback current copier,

$$
\begin{equation*}
\eta_{\mathrm{N}}\left(m_{i}, \mathrm{v}=\mathrm{f}\left(m_{i}, v\right) / \mathrm{f}_{\mathrm{N}}\left(m_{i}, v\right)\right. \tag{3.29}
\end{equation*}
$$

Figure 3.10(b) plots the structure functions of INFCC, Figure 3.10(c) shows the optimum device parameter values $v$.

### 3.1.4. Discussion

According to the simulation results for the structure functions plotted in Figure 3.8(a), 3.9(b) and 3.10(a), we have $\eta_{\mathrm{N}}\left(m_{i}, v\right)>\eta_{\mathrm{B}}\left(m_{i}, v\right)>\eta_{\mathrm{C}}\left(m_{i}, v\right)$, for the same $m_{i}$ and $v$. This implies that the negative-feedback current copier has the largest SNR. This also implies that, for a given design constraint on both SNR and speed, the current copier which has the higher structure function value will require less power. In other words, the negativefeedback current copier requires the least power to achieve the same SNR and speed comparing with the other two copiers.

Figure 3.11(a) plots the power consumptions for the three copiers, where $\tau=1$ ns $m_{i}=0.8$ were simulated, and $\mathrm{P}_{\mathrm{b}}, \mathrm{P}_{\mathrm{c}}$, and $\mathrm{P}_{\mathrm{f}}$ denote the power of the basic, cascode, and the negative-feedback copiers, respectively. Since the cascode copier has the least structure function value, it requires the largest power. Figure 3.11(b) plots the capacitances required for the three copiers to achieve a SNR of 65 dB , where $\tau=\operatorname{lns} m_{i}=0.8$ were simulated, and $C_{b}, C_{c}$, and $C_{f}$ denote the capacitance required for the basic, cascode, and the negative-feedback copiers, respectively. Results show that the negative-feedback copier requires the least


Figure 3.11: Performance Comparisons: (a) Power; and (b) Capacitance.
capacitance. For the same supply voltage, the capacitance required by the negative-feedback copier is nearly 5.6 times less than that by the cascode copier. The use of large capacitance also implies the need of more chip area. In other words, the negative-feedback copier takes much less chip area. In addition, designing sample switches to drive such large capacitance will be a problem. Thus, the use of small capacitance in the negative-feedback copier reveals the best candidate for low-voltage/high-performance operation.

### 3.2 Alternative Negative Feedback Current Copiers

As discussed in Section 2.2.2, in an INFCC, Inverter Negative Feedback Current Copier, the current-storage transistor, together with the input current source, constitutes an inverter, the copier takes a positive-gain amplifier to form a negative feedback loop. To further simplify the structure while improving speed performance, this section presents an alternative negative feedback structure which is comprised of a source follower and a simple negative-gain amplifier [24]. Such current copiers are referred to as Follower Negative Feedback Current Copiers, or FNFCCs.

### 3.2.1 Structure and Operation

Figure 3.12(a) shows the schematic circuit diagram of the FNFCC. The currentstorage transistor $M_{1}$ works as a source follower and its source node connected to the I/O node $\mathbf{X}$. Note that node $\mathbf{X}$ has a low impedance, during calibration, even if an amplifier with a high input impedance is used. Thus, high speed and high accuracy can be obtained simultaneously. Since the body effect of $M_{1}$ may increase the transconductance $g_{o l}$, the body of $M_{1}$ is connected to its source. Two negative-gain amplifiers, as shown in Figure 3.12(b) and


Figure 3.12: FNFCCs: (a) Schematic; (b) CMOS Amplifier; (c) BiCMOS Amplifier; (d) Equivalent Circuit for FNFCCI; and (e) for FNCCII.

Figure 3.12(c), are employed in this implementation. The BiCMOS amplifier is attractive for its large bandwidth and high voltage-gain. For simplicity of this discussion, the FNFCC using the CMOS amplifier is referred to as FNFCCI, while the one with BiCMOS amplifier as FNFCCII.

Similar to (2.2), the variation of the error current $\Delta \mathrm{I}_{\mathrm{go}}$ can be expressed as

$$
\Delta I_{g o} \approx-\left[\begin{array}{c}
\frac{g_{o 1}+g_{b}}{g_{m 1}(A+1)}  \tag{3.301}\\
\frac{g_{o 1}+g_{b}}{g_{m 1}(A+1)}+\frac{g_{o A}}{\beta_{B} g_{m 1}}
\end{array}\right] \Delta I_{i n}
$$

where $\beta_{B}$ is the current gain of the bipolar transistor in Figure 3.12(c). From (2.4I) and (3.301), both FNFCCI and INFCCI have the same accuracy. In (3.30II) for the NFCCII, the first term can be ignored due to the large voltage amplification of a bipolar inverter. The second term reflects the fact that the base current of the bipolar transistor in Figure 3.12(c) depends on the input current. Typically, we have $g_{m 1} / g_{o A}=50$ and $\beta_{B}=100$. Thus, as in (3.30II), the accuracy can be $1 / 5000$, i.e. $2 \times 10^{-4}$, which is nearly a 12 -bit accuracy if the copier is used to design an ADC.

The characteristic equations, without considering the stray effects of the switches for both FNFCCI and FNFCCII, are derived as follows, where the small-signal equivalent circuits shown in Figures 3.12(d) and 3.12(e) are employed

$$
\left[\begin{array}{c}
s^{2}+\tau_{A}^{-1} s+\left(\tau_{1} \tau_{A}\right)^{-1}  \tag{3.31I}\\
s^{2}+\left(1+\beta_{B}^{-1}\right) \tau_{B}^{-1} s+\left(\tau_{1} \tau_{B}\right)^{-1}
\end{array}\right]=0
$$

where $\tau_{\mathrm{B}}=\left(\mathrm{r}_{\mathrm{be}} / \mathrm{C}_{\mathrm{be}}\right) / \beta_{\mathrm{B}}$ is the time constant of the bipolar amplifier. (3.31) shows that both

FNFCCI and FNFCCII have short settling time.
As the speed predicted by (3.31) is quite high, the limitations determined by the stray effects of the switches may be approached. Thus, it is necessary to include the effects of the switches. To obtain a model which is simple, can accurately predict the settling behavior and give guidance on the choices of the parameters for the amplifier, the storagetransistor and the switches, we need to select appropriate time constants.

### 3.2.2 Stray Effects

For the FNFCC, the effect of the stray capacitance $c_{\mathrm{s}}$ is alleviated due to the fact that they are in parallel with the input capacitance of the feedback amplifier. The time constant associated with the input capacitance can be written as

$$
\tau_{A}^{\prime \prime}=\left[\begin{array}{c}
\left(C_{A}+c_{S}\right) g_{m A}^{-1}  \tag{3.32I}\\
\left(C_{b e}+c_{s}\right)\left(r_{b e} / \beta_{B}\right)
\end{array}\right]
$$

This express shows that the increase of $\tau_{\mathrm{A}}{ }^{\prime}$ due to $c_{\mathrm{s}}$ can be alleviated by an increase of the transconductance $g_{\mathrm{mA}}$. The stray resistance $r_{\mathrm{S} 2}$ of the switch $\mathrm{S}_{2}$ effects the settling time through the time constant

$$
\begin{equation*}
\tau_{s^{\prime}}=r_{s 2} C_{o} \tag{3.33}
\end{equation*}
$$

where $C_{o}$ is the stray capacitance at the output of the amplifier. For the CMOS amplifier, this capacitance includes the drain-to-gate, and drain-to body capacitances of the transistors at the output of the amplifier. The gate capacitance of the switch $S_{2}$ makes also a contribution to the capacitance. For the BiCMOS amplifier, the capacitance will be mainly determined by the collector-base and collector-body capacitances of the bipolar transistor.

Taking the time constant of the current-storage transistor $\tau$ into consideration, the small-signal linearized equivalent circuit for both FNFCCI and FNFCCII are illustrated in Figure 3.13. From the equivalent circuits, both have the same characteristics equation as given in (3.10), but the coefficients for the FNFCCI are expressed as

$$
\begin{align*}
& a=\left[1+c_{0} / C+c_{\mathrm{d}} /\left(C_{\mathrm{A}}+C_{\mathrm{s}}\right)\right]^{-1} \tau_{\mathrm{s}}^{\prime} \\
& b=\left[1+c_{\mathrm{d}} / C+c_{\mathrm{d}} /\left(C_{\mathrm{A}}+C_{\mathrm{s}}\right)\right]\left[1+g_{\mathrm{m} 1} c_{\mathrm{d}} /\left(g_{\mathrm{mA}} C\right)\right]^{-1} \tau_{\mathrm{A}}^{\prime \prime}  \tag{3.341}\\
& c=\left[1+g_{\mathrm{m} 1} c_{\mathrm{o}}\left(g_{\mathrm{mA}} C\right)\right] \tau
\end{align*}
$$

and for the FNFCCII

$$
\begin{align*}
& a=\left[1+c_{0} / C+c_{\mathrm{d}} /\left(C_{\mathrm{be}}+C_{\mathrm{s}}\right)\right]^{-1} \tau_{\mathrm{s}}^{\prime} \\
& b=\left[1+c_{\mathrm{d}} / C+c_{\mathrm{d}} /\left(C_{\mathrm{be}}+C_{\mathrm{s}}\right)\right]\left[1+c_{\mathrm{d}} / C+r_{\mathrm{be}} g_{\mathrm{m} 1} c_{\mathrm{o}} / C\right]^{-1} \tau_{\mathrm{A}} "  \tag{3.34II}\\
& c=\left[1+c_{0} / C+r_{\mathrm{be}} g_{\mathrm{m} 1} c_{\mathrm{o}} / C\right] \tau
\end{align*}
$$

Due to the stray effects of the current-steering switches, the stray capacitance at the input of the feedback amplifier is increased, from $C_{\mathrm{A}}$ to $C_{\mathrm{A}}+c_{\mathrm{s}}$ for the FNFCCI and from $C_{\mathrm{be}}$ to $C_{\mathrm{be}}+c_{\mathrm{s}}$ for the FNFCCII. To keep the time constant $\tau_{\mathrm{A}}{ }^{\text {" unchanged, the transconduc- }}$ tance $g_{\mathrm{m} 1}$ or $r_{\mathrm{be}}{ }^{-1}$ has to be increased accordingly. This asks for an increase of the device current. The increase of the device current will be accompanied by a number of side effects, including higher power consumption, larger noise and lower amplification of the amplifier. Thus, some other possibility to reduce the stray effects will be desired.

One way to achieve this is to move the switch from node X to the drain side of the current-storage transistors, as shown in Figure 3.14, where switches $\mathrm{S}_{\mathrm{i} 1}$, with $1 \leq \mathrm{i} \leq \mathrm{N}$, control the current. This method can be useful when a number of current-storage transistors share the same feedback amplifier, as it is often the case for a switched current integrator and residue amplifier. The current can be transferred from one transistor to the others by


Figure 3.13: Equivalent Circuits: (a) FNFCCI; and (b) FMFCCII.


Figure 3.14: Stray Effect Reduction.
control the state $\mathrm{S}_{\mathrm{i} 1}$ and $\mathrm{S}_{\mathrm{i} 2}$, to implement different functions. As the switches $\mathrm{S}_{\mathrm{i} 1}$ is separated from node x by the current storage transistors, their stray capacitance will have no effect on the stability of the feedback loop. The settling behavior can be analyzed using model (3.34) with $c_{\mathrm{s}}$ set to zero. An input switch $\mathrm{S}_{0}$ is needed to control the input current $\mathrm{I}_{\mathrm{in}}$. The design of the switch and the way how to output current from the current-storage transistors will be discussed in Chapter 4.

### 3.3 Simulation Results

The accuracy and settling performance of a FNFCCII and the effects of the currentsample and current-steering switches on the settling behavior are studied by simulations. The simulations verify the high accuracy and high speed of a FNFCCII. They show also large effects of the switches on the settling time and amplifier design.

The simulation is conducted using two identical copiers, as shown in Figure 3.15(a), where one is used as the operational copier (o-copier), and the other as the calibration copier (c-copier). The $\mathrm{I}_{\mathrm{o}}$ and $\mathrm{I}_{\mathrm{c}}$ are the output currents of the o-copier and the input current of the c-copier, respectively. This configuration implies that the current held in one copier is transferred to the other one. Therefore, the impact of the stray effects of both, the c-copier and the o-copier, are included in the simulation. The input current $I_{i n}$ is introduced to generate a pulse current for settling time simulation. The circuit of Figure 3.15(b) is used to implement the configuration of Figure 3.15(a). It contains two current-storage transistors $M_{1}$ and $\mathbf{M}_{2}$, a feedback amplifier with transistors $\mathbf{Q}_{1}$ and $\mathbf{M}_{3}$ and some level shifters. Diodes $D_{1}$ and $D_{2}$ consists of a level shifter. It generates a proper potential for the node $\mathbf{x}$. The level shifter at the output of the amplifier ensures that the output voltage of the ampli-


Figure 3.15: Simulated Circuits: (a) Block Diagram; and (b) Schematic.
fier be in the range, such that the amplifier works properly. This shifter can be implemented using MOS capacitors and switches [34], where the detailed implementation will be described in Chapter 5. The supply voltage is chosen as 3.3 V due to the high threshold voltages, about 0.8673 V for NMOS and -0.9506 V for PMOS. In the simulations, transistor $\mathrm{M}_{\mathbf{2}}$ is assumed to be the operation, while $\mathrm{M}_{1}$ the calibration transistor.

### 3.3.1 Speed Limitation

In order to study the speed limitation, the setup is simulated by assuming all with ideal switches. The closed switches, including $S_{11}, S_{12}$ and $S_{21}$, are replaced by a wire and the opened switches $S_{22}$ are simply removed. The impulse amplitude of the input current source $I_{\text {in }}$ is set to $10 \mu \mathrm{~A}$. The capacitance $C$ and the bias current of the transistor $Q_{1}$ are chosen so that the best speed can be reached. The simulated results is represented by the ' 0 '-cover shown in Figure 3.16(a). The settling time is defined as the time space from the onset of the impulse input current to the time for the drain current of the calibration transistor $\mathrm{M}_{1}$ to settle within $0.1 \%$ of the impulse amplitude. As discussed in Section 2.2.2, the speed will be limited by the feedback amplifier. The settling time is expressed as a function of the current in the calibration transistor $M_{1}$, because the current affects the transconductance.

The settling time of a current copier may be affected by the sample switch, currentsteering switches, and power supply voltage employed by the copier. The following discussion describes their effects on the settling behavior.

SamplingSwitches To evaluate the effect of the sample switch, the switches $S_{12}$ and $S_{22}$ are replaced by MOS transistors in this simulation, where the channel length of the

(a)


Figure 3.16: Effects of Sample Switch: (a) Settling Time; (b) Equivalent Circuit; and (c) Optimal Capacitance.
switch transistor is chosen as $2 \mu \mathrm{~m}$, i.e., the minimum length allowed by the technology, and various channel widths are chosen. The gate capacitances are varied to reach the best speed for a given switch width. The results for the settling times are represented by the '*'-curves in Figure 3.16(a). Two changes of the settling behavior can be seen: a rapid increase of the settling time and an increase of the dependence of the settling time on the transistor current as the switch size goes down.

Recall that a large switch has a large gate capacitance and a small on resistance, and a small switch has a small gate capacitance and a large on-state resistance. The settling time becomes worse for a small switch reveals simply that the stray resistance has a severer impact than the stray capacitance. As shown in Figure 3.16(b), the stray resistance $r_{s 2}$ and the stray output capacitance $C_{o}$ of the amplifier generates a R-C link between the output node $\mathrm{V}_{\mathrm{o}}$ of the amplifier and the gate node $\mathrm{V}_{\mathrm{G} 1}$ of the calibrating current-storage transistor. The time constant $r_{s 2} C_{o}$ becomes large as the switch size goes down, leading to a large delay through the link. The settling time increases.

For the circuit of Figure 3.15 , the stray capacitance $C_{o}$ is mainly the collector-tosubstrate and the collector-to-base capacitances of the bipolar transistor $\mathbf{Q}_{1}$. A small transistor should be used to keep these capacitances small. On the other hand, NMOS transistor should be chosen for the switch to reduce the stray resistance $r_{s 2}$. This is the reason for choosing PMOS current-storage transistors in Figure 3.15. It allows low operating gate potentials $\mathbf{V}_{\mathbf{G} 1}$ and $\mathrm{V}_{\mathbf{G} 2}$, so that the stray-resistance of the NMOS switches $\mathrm{S}_{\mathbf{2 1}}$ and $\mathrm{S}_{\mathbf{2 2}}$ can be reduced as much as possible.

The optimal gate capacitance for the best speed under a given switch width is shown in Figure 3.16(c). From the illustration, the capacitance decreases with the increase of the
switch width. Since a large gate capacitance and a small switch stands for a small chargeinjection error, with the decrease of the switch width, the accuracy of the copiers will increase. On the other side, the speed of the copier decreases. Therefore, there is a trade-off between speed and accuracy. However, for the circuit of Figure 3.15, the switch should not go down below $5 \mu$, to avoid strong dependence of the settling time on the transistor current.

Current-Steering_Switches To control the current of the storage-transistors, switches $S_{11}$ and $S_{21}$ have to be used. Their introduction will cause another degradation of the settling time due to their stray resistances $r_{s 11}$ and $r_{s 12}$, and stray capacitances $C_{s 11}$ and $C_{s 12}$. Since they have to carry a current equal to that of the current-storage transistor, their size cannot be small. As shown in Figure 3.17(a), a R-C link, consisting of $r_{s l l}$ and $\left(C_{s l l}+C_{s l 2}\right) / 2$ between node $S_{1}$ and x is introduced. The effect of the stray capacitance $\left(C_{s l l}+C_{s l 2}\right) / 2$ can be reduced by increasing the bias current of the bipolar transistor, which increases the equivalent capacitance $C_{b e}$ and reduces the equivalent resistance $r_{b e}$. However, the effect cannot be removed completely because of the stray base resistance $r_{b}$ of the transistor $Q_{1}$, the stray resistance $r_{d}$ of the level-shifting diodes and the stray resistance $r_{s l l}$ of the switch itself. Therefore, there is still some degradation of the settling time even if the transistor current is increased. The simulated settling times, with switches $S_{11}$ and $S_{22}$ also replaced by NMOS transistors and the bias current for $\mathrm{Q}_{1}$ increased to 1.4 mA , are shown in Figure 3.17(b). The optimal capacitance for the best speed is represented by the ' $x$ '-curve in Figure 3.16(c). Compared with the results of Figure 3.16(a), where the bias current for $Q_{1}$ is only $350 \mu \mathrm{~A}$, some degradation can still be seen.

The increase of the bias current of $Q_{1}$ will introduce side effects, including increase of the power consumption, reduction of the amplification and enhancement of the noise of


Figure 3.17: Current-Storage Switch Effects: (a) Equivalent Circuit; (b) Settling time; and (c) Current Cell Pair.
the amplifier. Thus, the bias current should be kept as small as possible. This forces us to look for other approaches for implementing the switches $S_{11}$ and $S_{12}$, or to find other ways to switch the current in the storage transistors. A very effective method to achieve this is to move the switches $S_{11}$ and $S_{21}$ from the source side to the drain side of the current-storage transistors, as shown in Figure 3.17(c). This replacement can completely remove the effect of the switch. Simulation results, with all the switches implemented using MOS transistors and a bias current of $350 \mu \mathrm{~A}$ for $\mathrm{Q}_{1}$, show no noticeable deviation of the settling time from the one given in Figure 3.16(a). A MOS switch working in the saturation region can be used to supply the input and take the output current.

Power Supply Voltage Figure 3.18(a) shows the Pspice simulation results of the settling time of the circuit of Figure 3.17(c) for various supply voltages. The width of the sample switch is $6 \mu \mathrm{~m}$. The simulation result shows that the settling time increases significantly as the supply voltage goes down. This is due the increase of $r_{\mathrm{s} 2}$, which causes $\tau_{\mathrm{s} 2}$ becoming large.

### 3.3.2 Error Currents

Figure 3.18(b) illustrates the accuracy of the copier. The accuracy is calculated with the following process: (1) set the input current $\mathrm{I}_{\text {in }}$ to zero, (2) simulate the copier in the figuration of Figure 3.17(c) with one copier in operation and the other in saturation; and (3) exchange the copier states. The difference of the currents obtained in the steady-state at Steps (2) and (3) is defined as the error current. The error current exists because of the effects due to charge-feedthrough and non-zero output conductance. The copier current is varied by changing the initial on the gate capacitance of the operation copier in the step (2).


Figure 3.18: (a) Settling Time; and (b) Error Currents.

The copier has a smaller error current for $\mathrm{V}_{\mathrm{dd}}=2.5 \mathrm{~V}$ because the charge injection error is reduced.

### 3.4. Discussion

Based on the analysis of the charge-injection error, this chapter outlines the design trade-offs among accuracy, speed performance, and power consumption and addresses the stray effect of the switches which may degrade the speed performance of the copiers. It has been shown that the stray effects can be alleviated by reducing the stray capacitance of the current-steering switches, or by separating the large current-steering switches from the small current-sample switches, for the copier to achieve high speed operation.

The proposed FNFCC structure enhances the speed performance of INFCCI and resolves the accuracy problem in INFCCII. The proposed FNFCC can achieve a very high accuracy and speed by using BiCMOS technology. The simulation results have verified the operation of the proposed copiers and demonstrated that a very high accuracy and speed of FNFCCII can be attained even with a low supply voltage. Since the supply voltage is mainly determined by the switch performance to keep a short setting time, the supply voltage in the proposed copier can be reduced to 1.5 V without affecting its speed performance if the threshold voltage is reduced to nearly 0.5 V .

The results of this study have demonstrated that, with the proposed high-performance current copiers, the switched-current circuit techniques become promising. The development of the next-generation data acquisition and conversion circuits using these copiers will be discussed in Chapters 4 and 5.

## Chapter 4

## Sample and Hold (S/H) Circuits

This chapter presents the design of a simple high-performance SI V-I converter with the sample/hold (S/H) function $[35,36]$ and an oversampled high-linear SI sample and hold (S/H) circuit using current copiers [37-39]. A V-I converter is often needed at the "front end" of some current-mode circuits to provide interface with a voltage-mode system. The proposed V-I converter combines both V-I conversion and S/H function to simplify the circuit. Concerns are paid to high-speed operation and to reducing distortion due to nonlinear properties of MOS devices.

The oversampled S/H circuit achieves a very high linearity. Using a digital technology, where no linear capacitor is available, the linearity of a $\mathrm{S} / \mathrm{H}$ circuit will be degraded since a nonlinear capacitance has to be used for signal storage. This is true for both the traditional voltage-mode and the current-mode S/H circuits. Using the SI technique, integrators having a simple structure can be designed, which helps to reduce the overall complexity of an oversampled S/H circuit. This study adopts a feed-forward approach to further simplify the operation to reduce the order of integrations needed to meet a linearity specification.

### 4.1. A V-I Converter with S/H Function

A number of transconductor designs have been proposed and implemented [40]. However, a simple high-linear V-I converter can be realized using a resistor and a current copier, as shown in Figure 4.1, where the circuit has the advantage that it incorporates the S/H function. The circuit is operated in two modes: sampling/conversion mode and holding mode. During the sampling period, $\mathrm{S}_{1}$ is closed and $\mathrm{S}_{5}$ is opened, the copier is in its calibration state. Note that if the copier has a very small input impedance during calibration, its input/output node " $G$ ", serving as a virtual ground, has a potential that is virtually not affected by the input current $I_{i}$. Therefore, the relationship between the variations of $I_{i}$ and $V_{i}$ will be solely determined by the resistor R and thus the circuit achieves high-linear conversion. On the other hand, during the holding period, switches $S_{5}$ and $S_{1}$ are respectively turned on and off to deliver the held current to the load. The choice of the current copier is important for high-performance V-I converter.

Numerous current copiers have been presented and discussed in Chapters 2 and 3. However, in addition to simple structure and high-speed operation, the current copiers must have a very low input impedance during calibration and can be operated under low power supply. Therefore, this section presents an alternative copier, differential current-storage unit, using negative feedback to boost its transconductance. To demonstrate the high-speed operation, the settling behavior of the V-I converter is analyzed, where the non-ideality of the switches are taken into consideration and the switches are modeled by the small-signal linearized circuit model [21]. The analysis provides a guideline for selecting appropriate device parameters.


Figure 4.1: Proposed Current-Copier-Based V-I Converter with S/H Function.

### 4.1.1 Structure and Operation

Figure 4.2 illustrates the proposed current-copier-based V-I converter. The current copier is comprised of a differential current-storage unit and a feedback amplifier. PMOS transistors $M_{1}, M_{2}$, and $M_{5}$ constitute the differential current-storage unit, where the capacitance $\mathbf{C}$ memorizes the voltage needed by $\mathbf{M}_{\mathbf{2}}$ to support the input current flowing through $\mathbf{M}_{1}$. The capacitor $\mathbf{C}$ is connected between the gate and source nodes of $\mathbf{M}_{2}$, while the drain node of $M_{2}$ is grounded. The circuit is operated as follows. When switches $S_{1}, S_{2}$, and $S_{3}$ are closed, and $S_{4}$ and $S_{5}$ are opened, referred to as the sampling period, the output tracks the input. When $S_{1}, S_{2}$, and $S_{3}$ are opened, referred to as the holding period, the converted current is sampled and held by the current copier. During the holding period, the sampled current is read by turning on switch $\mathbf{S}_{\mathbf{5}}$. The amplifier is used to accurately transfer the sampled current to a current copier load by turning on switch $\mathbf{S}_{4}$.

During the sampling period, the input node, X , serves as a virtual ground. The input current variation $\Delta J_{i}$ can be expressed in term of the input voltage variation $\Delta V_{i}$ as

$$
\begin{equation*}
\Delta I_{i}=\frac{\Delta V_{i}}{R+r} \tag{4.1}
\end{equation*}
$$

where the small signal input impedance, $r$, of the copier is

$$
\begin{equation*}
r=\frac{1}{A g_{M 1} g_{M 2} /\left(g_{M 1}+g_{M 2}\right)} \tag{4.2}
\end{equation*}
$$

$\mathrm{g}_{\mathrm{M} 1}\left(\mathrm{~g}_{\mathrm{M} 2}\right)$ is the transconductance of $\mathrm{M}_{1}\left(\mathrm{M}_{2}\right)$, and A is the voltage gain of the feedback amplifier. Since the sum of both drain currents, $I_{D 1}$ and $I_{D 2}$, of the transistors $M_{1}$ and $M_{2}$, is constant, increasing $I_{D 1}$, equivalent to the input current, results in decreasing $I_{D 2}$. Thus, by (4.1) and (4.2), the first-order dependence of the transconductance on the input current can be cancelled off. Equation (4.1) also implies that the linearity of the V-I conversion is


Figure 4.2: Schematic Circuit Diagram of the Propose V-I Converter.
increased with a larger resistance. In practice however, a larger resistance causes an increase of the feedback loop gain and the time constant associated with node $\mathbf{X}$ which decrease the loop stability and result in a longer settling time. A larger resistance also needs a larger input voltage swing to achieve the same range of dynamic output currents. This leads to a significant design trade-off among linearity, dynamic range, and conversion speed.

For high-frequency applications, large distortion may occur due to the modulation of the sample time through the input signal. To keep the distortion small it is essential that the potential at both ends of the sampling switch $S_{2}$ be only little effected by the input. Note that the potential of $S_{2}$ is determined by the gate voltage of $\mathbf{M}_{2}$ and the variation $\Delta V_{g 2}$ can be expressed as a function of the input voltage variation $\Delta V_{i}$ :

$$
\begin{equation*}
\Delta V_{g 2}=\frac{\Delta V_{i}}{R g_{M 1} g_{M 2} /\left(g_{M 1}+g_{M 2}\right)} \tag{4.3}
\end{equation*}
$$

Apparently, choosing large transconductances, $\mathrm{g}_{\mathrm{M} 1}$ and $\mathrm{g}_{\mathrm{M} 2}$, can reduce the variation $\Delta \mathrm{V}_{\mathrm{g} 2}$. Since the variation, $\Delta \mathrm{V}_{\mathrm{i}} / \mathrm{R}$, is determined by the dynamic range given in a design specification, sufficiently large transconductances are then selected for both $M_{1}$ and $M_{2}$ to reduce the variation $\Delta \mathrm{V}_{\mathrm{g} 2}$. Note that the use of large transconductance $\mathrm{g}_{\mathrm{M} 2}$ does not imply the increase in the charge injection error, due to $S_{2}$, because the error depends on the time constant $\mathrm{g}_{\mathrm{M} 2}{ }^{-1} \mathrm{C}$ [21], not on $\mathrm{g}_{\mathrm{M} 2}$ only. Thus, the charge injection error can still be kept reasonably small even though large $\mathrm{g}_{\mathrm{M} 2}$ is chosen.

### 4.1.2 Speed Limitations

For high-speed applications, fast settling time of the converter is needed. Settling time depends on the bandwidth of the CMOS inverter and the time constant $\mathrm{g}_{\mathrm{M} 2}{ }^{-1} \mathrm{C}$, and it may also be affected by the use of practical switches which have non-zero on-resistances and gate capacitances. The following subsection discusses the settling behavior of the proposed V-I converter and describes the design principles of choosing the device parameters for achieving fast settling time.

To study the settling behavior of the proposed converter, the non-ideal switches are modeled by the small-signal linearized equivalent circuit, as shown in Figure 4.3(a) [21], where $r_{\text {sk }}$ and $\mathrm{C}_{\mathrm{sk}}$ are respectively the on-resistance and the half of the on-gate-capacitance of the switch $S_{k}$. Based on the switch model, Figure 4.3(b) illustrates the equivalent circuit of the proposed V-I converter during the sampling period. Based on the node-voltage equations of the equivalent circuit, we obtain a second order open-loop transfer function that can be used to estimate the main poles of the V-I converter,

$$
\begin{equation*}
H(S)=\frac{I_{i}(S)}{I_{f}(S)}=-\frac{\left(1+\tau_{M 2, g_{2}} S\right)\left(1-\tau_{M 34, g d 34} S\right)}{\alpha_{0} S\left(1+\alpha_{1} S\right)} \tag{4.4}
\end{equation*}
$$

where $\tau_{a, b}$ denotes the time constant generated by $r_{a}$ (or $g_{a}$ ) and $C_{b} ; g_{M 34}=g_{M 3}+g_{M 4}$ and $C_{g d 34}=C_{g d 3}+C_{g d 4}$. If we assume that

$$
\begin{equation*}
\tau_{s 3, g 2} \gg \tau_{x, y}, \quad \text { for all } x \neq s_{3} \text { and } y \neq g_{2} \tag{4.5}
\end{equation*}
$$

then both $\alpha_{0}$ and $\alpha_{1}$ can be approximated as

$$
\begin{equation*}
\alpha_{0}=\tau_{\mathrm{M} 2, \mathrm{~g} 2} / \operatorname{Rg}_{\mathrm{M} 34} \text { and } \alpha_{1}=\tau_{R, X_{\text {tot }}}+\tau_{\mathrm{s} 1, \mathrm{~s} 1^{\prime}}+\tau_{\mathrm{s} 2, \mathrm{G}}+\tau_{\mathrm{s} 3, \mathrm{~s} 3^{\prime}}+\tau_{\mathrm{M} 1, \mathrm{~g} 1} \tag{4.6}
\end{equation*}
$$

where $C_{X_{t o t}}$, contributing to the time constant $\tau_{R, X_{t o t}}$, is the total capacitance on node $\mathbf{X}$ when both $r_{s 1}$ and $r_{s 2}$ are shorted, and $C_{G}$ is the total capacitance on node $G$. In the

(a)

(b)

Figure 4.3: Linearized Small-signal Equivalent Circuits: (a) Switch Transistor [21]; and (b) Proposed V-I Converter.
calculation of $C_{G}$, the capacitance $\mathrm{C}_{\mathrm{gd} 34}$ must be multiplied by a factor $\boldsymbol{\beta}\left(=\mathrm{g}_{\mathrm{M} 34} \mathrm{r}_{\mathrm{s} 3}\right)$ to take the Miller effect into account.

The assumption in (4.5) suggests that a small switch $S_{3}$ be employed to reduce the charge injection error. On the other hand, based on (4.6), the width of $S_{2}$ should be chosen appropriately so that the value of $\alpha_{1}$ is minimum. More specifically, the increase of the width of $S_{2}$ results in decreasing the corresponding on-resistance $r_{s 2}$ and increasing the gate capacitance $C_{X_{t o t}}$. Note that the time constant $\tau_{\mathrm{s} 2, \mathrm{G}}$ decreases as $\mathrm{r}_{\mathrm{s} 2}$ decreases, while the time constant $\tau_{R, X_{t o t}}$ increases as $C_{X_{t o t}}$ increase. In other words, in (4.6), the term $\tau_{\mathrm{s} 2, \mathrm{G}}$ decreases and $\tau_{R, X_{t o t}}$ increases as the width of $S_{2}$ increases. Otherwise, the term $\tau_{s 2, G}$ increases and $\tau_{R, X_{t o t}}$ decreases. Therefore, there exists an optimum width of $S_{2}$ such that the value of $\alpha_{1}$ is minimum.

In order for the copier to achieve the shortest settling time, the optimum resistance $R$ is chosen as follows. Consider the poles given by (4.4). The poles can be approximated as

$$
\begin{equation*}
P_{1,2} \cong-\sigma \pm j \omega \tag{4.7}
\end{equation*}
$$

where

$$
\begin{equation*}
\sigma=\frac{1+R g_{M}}{2 \alpha_{1}} \text { and } \omega=\sqrt{\frac{1}{\alpha_{0} \alpha_{1}}-\sigma^{2}} \tag{4.8}
\end{equation*}
$$

For a large $R$, where $\mathrm{Rg}_{\mathrm{M} 34} \gg 1$, the first term in (4.6) dominates. Thus, $\sigma$ can be represented as

$$
\begin{equation*}
\sigma \cong \frac{g_{M 34}}{2 C_{X_{\text {tot }}}} \tag{4.9}
\end{equation*}
$$

and the settling time is limited by the time constant of the amplifier. On the other hand, as R decreases, $\sigma$ becomes a constant

$$
\begin{equation*}
\sigma=1 /\left[2\left(\tau_{\mathrm{s} 1, \mathrm{~s} 1^{\prime}}+\tau_{\mathrm{s} 2, \mathrm{G}}+\tau_{\mathrm{s} 3, \mathrm{~s} 3^{\prime}}+\tau_{\mathrm{M} 1, \mathrm{~g} 1}\right)\right] \tag{4.10}
\end{equation*}
$$

The time constants associated with the device $M_{1}$ dominates and thus limits the settling time. Due to the Miller effect and the parasitic capacitances at the input, the amplifier may have a smaller bandwidth than the device $M_{1}$. Thus, the use of small $R$ is preferred. However, as $R$ decreases, the value of $\alpha_{0}$, in (4.6), increases. This may cause $\omega$ to become an imaginary number even though a sufficiently small time constant $\tau_{\mathrm{M} 1, \mathrm{gl}}$ may be chosen. Note that the settling time is determined by the smaller absolute value of the two main poles. By (4.8), the lower bound of the resistance $R$ should be limited by the condition that $\omega$ is a real number. In other words, fast settling time can be achieved by choosing a small $R$ that keeps $\omega$ as a real number.

### 4.1.3 Simulation Results

The proposed transconductor for V-I conversion has been simulated by PSpice, where the process parameters of MOSIS $2 \mu m$ CMOS technology are assumed, and the following parameters are chosen: $\mathrm{R}=2 \mathrm{~K} \Omega, \mathrm{~V}_{\mathrm{b} 1}=2.1 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{b} 2}=1.5 \mathrm{~V}$. To determine its viability for low-voltage operation, the circuit uses a single 3.3 V power supply. The transistor $\mathbf{M}_{1}$ has a bias current, $I_{\text {bias }}=270 \mu \mathrm{~A}$, and a constant voltage, 1.43 V , the bias voltage of the amplifier, is used as the load. The above choice is, in fact, appropriate for the use of a current copier load whose output voltage is stabilized by the amplifier while $S_{4}$ is closed. The dimensions of each transistors were chosen as follows: $(\mathrm{W} / \mathrm{L})_{1}=500 \mu \mathrm{~m} / 2 \mu \mathrm{~m} ;(\mathrm{W} / \mathrm{L})_{2}=$ $500 \mu \mathrm{~m} / 2 \mu \mathrm{~m} ;(\mathrm{W} / \mathrm{L})_{5}=500 \mu \mathrm{~m} / 2 \mu \mathrm{~m} ;(\mathrm{W} / \mathrm{L})_{3}=30 \mu \mathrm{~m} / 2 \mu \mathrm{~m} ;$ and $(\mathrm{W} / L)_{4}=20 \mu \mathrm{~m} / 2 \mu \mathrm{~m}$. The switches are realized by CMOS transistors. Since the circuit settles within $0.1 \%$ at 15 ns , a sampling frequency 25 MHz is used in this simulation, where the control pulses for the switches have a rise and fall time of 1 ns . For a case that an input sine-wave voltage ranged
between 0.55 V and 1.25 V is applied with an input frequency 200 KHz , the simulation results show that the output currents swing between $96 \mu \mathrm{~A}$ to $440 \mu \mathrm{~A}$, and the total power consumption is less than 2.5 mW .

Figure 4.4 shows the transconductance vs. the input frequency, where the transconductance is defined as the ratio of the amplitude of $\Delta \mathrm{V}_{\mathrm{i}}$ over that component of the held output current $\Delta \mathrm{I}_{\mathrm{o}}$, where both have the same frequency. In this simulation, the sample frequency is 25 MHz and the sine-wave input current has a peak-to-peak value of $0.4 I_{\text {bias }}$ Results show that the input impedance is about $50 \Omega$ for the input frequency of 2 MHz , while it is approximately $57 \Omega$ for 10 MHz . Since the feedback loop has a large bandwidth, a very flat frequency response is obtained, where a roll-off of about 0.05 dB results when the Nyquist frequency is reached.

Figure 4.5 illustrates the THD (total harmonic distortion) vs. the amplitude of the relative input currents, where the relative input current is defined as the peak-to-peak input current divided by $2 I_{\text {biasl }}$, the sampling frequency is 25 MHz , and the input frequency is $25 / 128 \mathrm{MHz}$ (or, $\sim 200 \mathrm{KHz}$ ). Results show that a small THD (<-65dB) is obtained for input currents which swing a range of $300 \mu \mathrm{~A}$. As the amplitude of the relative input currents is larger than 0.8 , the corresponding THD increases rapidly because the small drain currents of $\mathbf{M}_{1}$ or $\mathbf{M}_{2}$ cause a significant settling error for the current copier.

Figure 4.6 describes the THD vs. the input frequency, where the sampling frequency is 25 MHz , and the amplitude of the relative input current is 0.2 (or $0.4 I_{\text {bias }}$ ). As input frequency increases, the current flowing through the gate capacitance $\mathbf{C}$ of $\mathbf{M}_{2}$ causes a voltage drop at $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{S}_{2}$. The nonlinear relationship between the voltage drop and the capacitive current variation increases the THD. This concludes that the THD increases with


Figure 4.4: Transconductance vs. Input Frequency. (Sampling frequency, $\mathrm{f}_{\mathrm{s}}=25 \mathrm{MHz}, I_{\text {bias } I}=270 \mu \mathrm{~A}$, and $I_{i(p-p)}=0.4 I_{\text {bias } I}$.)


Figure 4.5: Total Harmonic Distortion (THD) vs. Relative Input Currents. (Sampling frequency $f_{s}=25 \mathrm{MHz}$, Input frequency $=f_{s} / 128$, or $\approx 200 \mathrm{KHz}$ )


Figure 4.6: Total Harmonic Distortion (THD) Vs. Input Frequency. (Sampling frequency $\mathrm{fs}=25 \mathrm{MHz}$, and Relative Input Current, $I_{i(p-p)} / 2 I_{\text {bias }}=0.2$ )
the input frequency.
In summary, the simulation results show that the circuit achieves a high sampling rate, 25 MHz , large dynamic range of the converted currents, and low power consumption with a low power supply (3.3V).

### 4.2 An Oversampled S/H Circuit

As discussed in Section 2.3.2, a high accuracy current-mode S/H circuit can be achieved by current copier with a compensator. Figure 2.11 illustrates a method of building a highly accurate oversampling current $\mathrm{S} / \mathrm{H}$ circuit with an integrating feedback structure. However, the structure may result two major errors: one is from the integrator and the other from the copier CC. The use of a high-order structure may reduce the errors [29]. However, it would be penalized by the circuit complexity and the instability problem. Therefore, this task is to develop an alternative high-accuracy S/H circuit using a feedforward approach. The feedforward approach alleviates the error $\mathrm{E}_{\mathrm{I}}(\mathrm{z})$ due to the integrator, while the highperformance copier developed in the preliminary study is used to reduce the error resulting from the second term of (2.10).

### 4.2.1 The Feedforward Approach

Figure 4.7(a) illustrates the basic structure of the developed $\mathrm{S} / \mathrm{H}$ circuit, where the input current $\mathrm{I}_{\mathrm{in}}$ is connected to the inputs of both the gain stage and the copier CC via switches in different clock cycles. In this structure, the integrator needs only to output the error current of the copier CC and its output swing can be as much as several ten times lower than that in the structure shown in Figure 2.11(a). Thus, the error $\left|\mathrm{E}_{\mathrm{I}}(\mathrm{z})\right|$ is reduced


Figure 4.7: Proposed S/H Circuit with Feedforward Approach: (a) Basic Structure; (b) Current Copying Operation; and (c)-(e) Equivalent Circuits for the Three Clock Cycles in a Loop Operation.
considerably. The operation of the feedforward approach can be described by the block diagram illustrated in Figure 4.7(b), where Copier 1 is the current copier CC, while Copiers 2 and 3 form an integrator. The integrator requires two clock cycles to complete the integration, while the copier CC takes an additional clock cycle. Thus, the $\mathrm{S} / \mathrm{H}$ circuit requires 3 clock cycles to complete a loop operation. The operation of the $\mathrm{S} / \mathrm{H}$ circuit is summarized as follows. Let $m, m+1 / 3$, and $m+2 / 3$ denote the three clock cycles of the $m$-th loop operation. Copiers 2, 3, and 1 are calibrated at the first, second, and third clock cycles, respectively. Then, the current obtained by a copier in the m-th loop operation can be represented as $\mathrm{I} 1(\mathrm{~m}+2 / 3), \mathrm{I} 2(\mathrm{~m})$ and $\mathrm{I} 3(\mathrm{~m}+1 / 3)$. The equivalent circuits of the $\mathrm{S} / \mathrm{H}$ circuit for different cycles are given in Figure 4.7(c)-(e), where the operating copiers are represented by current sources and the calibrating one's by conductances.

During the first clock cycle of the m-th loop operation, switch $S_{1}$ is turned ON. Copier 2 is in calibration, while Copiers 1 and 3 are in operation. From Figure 4.7(c), we have,

$$
\begin{equation*}
I_{2}(m)=I_{b 2}-I_{i n}(m)-I_{1}(m-1 / 3)-I_{3}(m-2 / 3)+\Delta I_{2}(m) \tag{4.11}
\end{equation*}
$$

where $\Delta \mathrm{I}_{2}(\mathrm{~m})$ is the error of the copier 2 and $\mathrm{I}_{1}(\mathrm{~m}-1 / 3)$ and $\mathrm{I}_{3}(\mathrm{~m}-2 / 3)$ are the currents held in Copiers 1 and 3 at the third and second clock cycles of the (m-1)-th loop operation, respectively. At the 2 nd clock cycle, $S_{1}$ is turned OFF. Copier 2 is in operation, Copier 3 is in calibration, and Copier 1 is OFF. From Figure 4.7(d), we have

$$
\begin{equation*}
\mathrm{I}_{3}(\mathrm{~m}+1 / 3)=\mathrm{I}_{\mathrm{b} 3}-\mathrm{I}_{2}(\mathrm{~m})+\Delta \mathrm{I}_{3}(\mathrm{~m}+1 / 3) \tag{4.12}
\end{equation*}
$$

Finally, in the 3rd clock cycle, $S_{1}$ is turned ON again. Copier 1 is in calibration, Copier 3 is in operation, and Copier 2 is OFF. Therefore from Figure 4.7(e), we have

$$
\begin{equation*}
I_{1}(m+2 / 3)=I_{b 3}-\operatorname{Iin}(m+2 / 3)-I_{3}(m+1 / 3)+\Delta I_{1}(m+2 / 3) \tag{4.13}
\end{equation*}
$$

After completing the calibration of Copier 1, the m-th loop operation is completed and the same process is repeated.

The z-domain solution for the currents, $\mathrm{I}_{\mathbf{i}}(\mathrm{z})$, are

$$
\begin{align*}
& I_{1}(z)=\frac{\left(1-z^{-5 / 3}\right) I_{b 1}+z^{-2 / 3}\left(I_{b 2}-I_{b 3}\right)}{1-z^{-1}}-\left(1+z^{-2 / 3}-z^{-1}\right) I_{i n}+\left(1-z^{-1}\right) \Delta I_{1}+z^{-2 / 3} \Delta I_{2}-z^{-1 / 3} \Delta I_{3} \\
& I_{2}(z)=\frac{I_{b 2}-z^{-1} I_{b 1}}{1-z^{-1}}-\left(z^{-1 / 3}-1\right) I_{i n}-z^{-1 / 3} \Delta I_{1}+\Delta I_{2}  \tag{4.14}\\
& I_{3}(z)=\frac{z^{-1 / 3}\left(I_{b 3}-I_{b 2}\right)+z^{-4 / 3} I_{b 1}}{1-z^{-1}}+\left(z^{-1 / 3}-z^{-2 / 3}\right) I_{i n}+z^{-2 / 3} \Delta I_{1}-z^{-1 / 3} \Delta I_{2}+\Delta I_{3}
\end{align*}
$$

Some important properties for the proposed S/H circuit are summarized as below:
(i) The error $\Delta \mathrm{I}_{1}(\mathrm{z})$ of the copier CC is attenuated by the transfer function $\left(1-\mathrm{z}^{-1}\right)$;
(ii) The error of the integrator, $\Delta \mathrm{I}_{2}(\mathrm{z})-\Delta \mathrm{I}_{3}(\mathrm{z})$, determines the accuracy of the $\mathrm{S} / \mathrm{H}$ circuit for high oversampling ratio;
(iii) The integrator's output current, $\mathrm{I}_{3}(\mathrm{z})$, is mainly determined by the error current $\Delta \mathrm{I}_{1}(\mathrm{z})$ of the copier CC ; and
(iv) The effect of the input current on the integrator current is attenuated by the transfer function $\left(1-z^{-1 / 3}\right)$, where the oversampling ratio is 3 times of that provided by the transfer function $\left(1-z^{-1}\right)$.

For a high oversampling ratio, the integrator has a very small output current. If the bias currents of copiers 2 and 3 are chosen to be the same, then both error currents $\Delta \mathrm{I}_{2}(\mathrm{z})$ and $\Delta \mathrm{I}_{3}(\mathrm{z})$ are virtually equal, i.e., $\left|\Delta \mathrm{I}_{2}(\mathrm{z})-\Delta \mathrm{I}_{3}(\mathrm{z})\right|$ is almost zero. Therefore, by Property (ii), the $\mathrm{S} / \mathrm{H}$ circuit can accomplish a very high accuracy.

### 4.2.2 Structure and Operation

Figure 4.8(a) shows the schematic diagram of the oversampled current S/H circuit using the feedforward approach described in Figure 4.7. The current copier CC is realized by the current-storage transistor $\mathrm{M}_{1}$, while the integrator is implemented with two currentstorage transistors $\mathbf{M}_{\mathbf{2}}$ and $\mathbf{M}_{3}$. The negative-gain feedback amplifier, realized by a simple inverter circuit shown in Figure 4.8(b), is used to stabilize the voltage on Node $X$ enhancing the accuracy of both Copier CC and the integrator. For structural simplicity and fast convergency, we choose the gain $\mathrm{A}_{\mathrm{I}}=1$.

All switches, except $S_{1}$, are implemented with simple CMOS switches. Note that the simple CMOS switch has large on-state capacitance which is equal to the gate-source capacitance of its switching transistor. Since $S_{1}$ is connected to Node $X$, the input of the feedback amplifier, and its stray capacitance, as the dotted lines shown in Figure 4.8(a), is in parallel with the input of the amplifier, the on-state capacitance will strongly affect the settling time. Thus, for fast settling time, the on-state capacitance of $S_{1}$ much be kept as small as possible. In this implementation, a regulated cascode stage, as shown in Figure 4.8(c), where both $\mathrm{M}_{\mathrm{i} 21}$ and $\mathrm{M}_{\mathrm{i} 22}$ are switching transistors, the drain current of $\mathrm{M}_{\mathrm{i} 21}$ is connected to Node $\mathbf{X}$, and the drain of $\mathrm{M}_{\mathrm{i} 22}$ is connected to the ground. The pair transistors $\mathbf{M}_{\mathbf{i l}}$ and $\mathbf{M}_{\mathrm{iL} 1}$ form a feedback amplifier for reducing the input impedance of the switch so that high-linearity current transfer can be attained even when the input current source $\mathrm{I}_{\mathrm{in}}$ has low output impedance. The pair transistor $\mathbf{M}_{\mathrm{if}}$ and $\mathrm{M}_{\mathrm{ifL}}$ form a level shifter to maximize the gate-source voltage difference among $\mathbf{M}_{\mathrm{i} 1}, \mathbf{M}_{\mathrm{i} 21}$, and $\mathbf{M}_{\mathrm{i} 22}$. For a given current range, the use of the level shifter will reduce the transistor size and the output


Figure 4.8: Transistor-level Implementation of Proposed S/H Circuit:
(a) Schematic Diagram; (b) Amplifier; and (c) Input Stage.
capacitance of the switch, and improve the settling speed. A regulated-cascode output stage with very high output impedance is also used so that the load will not affect the drain voltage of $M_{1}$ and thus keeping high accuracy and speed of the $\mathrm{S} / \mathrm{H}$ circuit.

The bias currents $\mathrm{I}_{\mathrm{b} 1}, \mathrm{I}_{\mathrm{b} 2}$, and $\mathrm{I}_{\mathrm{b} 3}$ are generated by $\mathrm{M}_{\mathrm{b} 1}, \mathrm{M}_{\mathrm{b} 2}$, and $\mathrm{M}_{\mathrm{b} 3}$, respectively, with a bias voltage, $\mathrm{V}_{\text {BIAS }}$. The bias current must be chosen properly so that $\mathbf{M}_{1}$, $\mathrm{M}_{2}$, and $\mathrm{M}_{3}$ have the correct bias. Assume that the input current has a bias $\mathrm{I}_{\mathrm{inb}}$, while $\mathrm{I}_{1 \mathrm{~b}}$, $I_{2 b}$, and $I_{3 b}$ denote as the bias currents of $M_{1}, M_{2}$, and $M_{3}$, respectively. Using (4.14), the following relations between the bias currents $I_{b i}$ and the bias currents $I_{i b}$ and $I_{i n b}$, of the input current and that in the devices, can be obtained:

$$
\begin{aligned}
& I_{b 1}=I_{1 b}+I_{3 b}+I_{i n b} \\
& I_{b 2}=I_{1 b}+I_{2 b}+I_{3 b}+I_{i n b} \\
& I_{b 3}=I_{2 b}+I_{3 b}
\end{aligned}
$$

In this implementation, we choose the bias currents $I_{1 b}=I_{i n b}=400 \mu A$ and $I_{2 b}=I_{3 b}=200 \mu \mathrm{~A}$. Thus, $\mathrm{I}_{\mathrm{b} 1}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{b} 2}=1.2 \mathrm{~mA}$, and $\mathrm{I}_{\mathrm{b} 3}=0.4 \mathrm{~mA}$. The bias currents are obtained by selecting an appropriate voltage $\mathbf{V}_{\text {BIAS }}$ and proper transistor sizes for $\mathbf{M}_{\mathbf{b i}}, \mathbf{i}=1,2,3$.

### 4.2.3 Simulation Results

The S/H circuit has been simulated by Pspice, where the parameters $2 \mu \mathrm{~m}$ SCNA20 CMOS technology is used and 3.3 V supply voltage is assumed. Simulation results show that the calibration of a current-storage transistor takes only 10 ns for settling to $0.1 \%$ accuracy. Thus, in this simulation, we choose $15 n$ for a clock cycle. This implies that it takes $45 \mathrm{~ns}, 3$ clock cycles, for the loop operation in Figure 4.7(a). In other words, the cir-
cuit can accomplish a sample rate of 22MSamples/s. Figure 4.9(a) shows the calculated signal-to-distortion ratio (SDR) of the output current $\mathrm{I}_{\text {out }}$ as a function of the signal frequency, where a sinusoidal input current with a $100 \mu \mathrm{~A}$ peak-to-peak amplitude is applied; and then a 512-point FFT analysis for the output current is made, where the output current is taken at the end of the operating state of $\mathrm{M}_{1}$. The SDR is defined as the ratio of the signal amplitude over the highest amplitude of the harmonic that has a frequency different from the signal. The input frequency is varied from very low to the Nyquist frequency, 11 MHz . Results show that the SDR is higher than 60 dB for input frequency lower than nearly 2 MHz , or an oversampling ratio higher than 5.5 . It should be mentioned that the saturation of the SDR at the low frequencies is caused by the limited accuracy provided by the Pspice simulator. The simulation errors result in a noise floor, as shown in Figure 4.9(b), which is obtained by applying a DC current to the $\mathrm{S} / \mathrm{H}$ circuit and taking a $100 \mu \mathrm{~A}$ peak-to-peak sinusoidal input current as a 0 dB reference. In general, if no computational errors exist, no harmonics on the spectrum occurs when a DC input current is applied. Therefore, the simulation noise floor indicates the computational errors. In this simulation, the noise floor limits the SDR to 70.7 dB for a $100 \mu \mathrm{~A}$ peak-to-peak sinusoidal input current, and the AC current level is bounded by the distortion of the input switch and the output circuit.

### 4.3 Discussion

A simple transconductor circuit for V-I conversion is presented. The circuit is comprised of a simple yet high-linear current copier and a resistor, where the resistor can be realized on chip. Results show that a high-linearity of the V-I conversion is achieved even


Figure 4.9: Simulation Results: (a) Signal-to-Distortion (SDR) Ratio; and (b) Simulation Noise Floor.
though a small resistor is implemented. With the small resistance, a large dynamic range of the converted currents is obtained with a small swing of the input voltages. Thus, the circuit is viable for low-voltage operation. The sampling frequency of the V-I conversion can be increased if the channel length of the devices is further reduced. Based on the salient features described above, the proposed circuit is well suited for high-speed and low-power signal processing applications.

This study presents also a high-accuracy CMOS oversampling current S/H circuit using a feedforward approach. In an integrating feedback structure, the error current resulted from the integrator determines the performance of the S/H circuit. Conventionally, the integrator has an output current which is nearly equal to the input current in amplitude. Thus, the large error current of the integrator degrades the performance of the S/H circuit. As a result, it needs the used of high-order structure to resolve the accuracy problem and thus requiring high complex circuitry for implementing the $\mathrm{S} / \mathrm{H}$ function. This study proposes a simple feedforward approach to reduce the output current of the integrator. Consequently, high accuracy is attained with a simple structure and a small oversampling ratio. The transistor level design of the S/H circuit has been simulated and simulation results are very promising.

## Chapter 5

## Analog-to-Digital Converter Circuits

This chapter presents a new high-speed, high-resolution, and low-power switchedcurrent cyclic $\mathrm{A} / \mathrm{D}$ converter [40]. Cyclic or algorithmic conversion is well known for its ability to achieve high resolution within small silicon area; the redundant signed digit (RSD) approach still reinforces the hardware simplicity. The cyclic conversion algorithm [24] is based on the conventional restoring numerical division principle [24], while the RSD cyclic conversion [41] is based on the SRT division principle [42]. The converter circuits in [24] and [41] takes 4 and 3 cycles to double a current. Both use the dynamic calibration technique to alleviate the errors due to component mismatches. However, the accuracy of the multiplication is still limited due to two major error effects, chargefeedthrough and non-zero output conductance of the copier. The errors are introduced and accumulated at each cycle. Therefore, to achieve high accuracy and high speed, it is necessary to reduce the number of cycles required for doubling a current.

In this chapter, both conversion algorithms and the circuit implementations are reviewed in Sections 5.1 and 5.2, respectively. Section 5.3 presents a 2-cycle RSD cyclic converter circuit [34].

### 5.1 Cyclic Conversion Algorithms

Figure 5.1 illustrates two cyclic conversion algorithms presented in [24,41]. The cyclic conversion algorithm [24] in Figure 5.1(a), referred to as $R C$ algorithm, is based on the conventional restoring numerical division principle, while the RSD cyclic conversion [41] in Figure 5.1(b), referred to as RSD algorithm, is based on the SRT division principle. The RC algorithm uses only one comparator and one reference current, and the RSD algorithm requires two comparators with two reference currents. On the other hand, the comparator tolerance in the RC algorithm is equal to the resolution of the $\mathrm{A} / \mathrm{D}$ converter, and the comparator tolerance in the RSD algorithm is much larger. Due to the larger comparator tolerance, the RSD algorithm has been widely used to simplify the comparator design, to enhance the speed performance, and to reduce the power consumption.

Figure 5.2 illustrates the transfer characteristics of the RC algorithm. For the ideal case, as shown in Figure 5.2(a), where no comparator error is considered, the residual current is $I_{\text {ref }}$ when $i_{x}=I_{\text {ref }} / 2$. In other words, the boundary i.e., $I_{\text {ref }}$, of the convergency region, the shaded region, is reached when $i_{x}=I_{\text {ref }} / 2$. However, when the comparator error is taken into consideration, the residual current can easily fall outside of the shaded region, as illustrated in Figures 5.2(b) and 5.2(c), due to the errors of the comparator and the loop operation. These errors will cause either divergence or wrong digital output codes. As a result, implementing the RC algorithm requires a high accuracy comparator and an operational amplifier with low offsets.

Figure 5.3 illustrates the transfer characteristics of the RSD algorithm and its convergence region. For the ideal case, as shown in Figure 5.3(a), it has a very large margin between the boundary and the current ranged $-\mathrm{I}_{\mathrm{ref}} / 2 \leq \mathrm{i}_{\mathrm{x}} \leq \mathrm{I}_{\mathrm{ref}} / 2$. Therefore, implementing

(a)

(b)

Figure 5.1: Cyclic Analog-to-Digital Conversion Algorithms:
(a) RC Algorithm; and (b) RSD Algorithm.


Figure 5.2: Transfer Characteristics of RC Algorithm: (a) Ideal Case; (b) with Comparator Error; and (c) with Loop Offset Error.


Figure 5.3: Transfer Characteristics of RSD Algorithm: (a) Ideal Case; (b) with Comparator Error; and (c) with Loop Offset Error.
the RSD algorithm can tolerate larger inaccuracy in the comparators and offset in the operation loops, as illustrated in Figures 5.3(b) and 5.3(c).

### 5.2 Cyclic A/D Converter Circuit Designs

Two cyclic A/D converter circuits have been presented in [24,41] and implemented the RC algorithm and the RSD algorithm, respectively. This section reviews the circuit design and operation of both converters.

### 5.2.1 A 4-cycle cyclic converter

Figure 5.4(a) shows the schematic of a cyclic A/D converter [24] implementing with the RC algorithm. The converter circuit takes 4 clock cycles to generate one bit, as indicated by the timing scheme of the switch clocks in Figure 5.4(b). At first, let us consider the process that generates i-th digital bit with the s-signal having its state low. We denote the current sampled by the transistor $\mathrm{M}_{3}$ as $\mathrm{Id}_{3}(\mathrm{i}-1)$ and the digital bit $\mathrm{d}_{\mathrm{i}-1}$ produced by comparing $\operatorname{Id}_{3}(\mathrm{i}-1)$ with the reference current. The current $\mathrm{Id}_{3}(\mathrm{i}-1)$ will be sampled by transistors $M_{1}$ and $M_{2}$ during $\Phi_{1}$ and $\Phi_{2}$, respectively. Whether the reference current $I_{\text {ref }}$ is subtracted from the current depends on the state of $d$ at that time, or the value $d_{i-1}$. Note that $\mathrm{d}_{\mathrm{i}-1}=\operatorname{sign}\left[\mathrm{Id}_{3}(\mathrm{i}-1)-\mathrm{I}_{\text {ref }} \mathrm{f}\right.$ ] is a two-valued variable with $\mathrm{d}_{\mathrm{i}-1}=1$, if $\operatorname{Id}_{3}(\mathrm{i}-1)-\mathrm{I}_{\text {ref }} 2>0$, and $d_{i-1}=0$ otherwise. Thus, we can write

$$
\begin{equation*}
\operatorname{Id}_{1}(\mathrm{i})=\mathrm{Id}_{2}(\mathrm{i})=\mathrm{Id}_{3}(\mathrm{i}-1)-\mathrm{d}_{\mathrm{i}-1} \mathrm{I}_{\mathrm{ref}} / 2 . \tag{5.1}
\end{equation*}
$$

In $\Phi_{3}$, the sum of the drain currents $\mathrm{Id}_{1}(\mathrm{i})$ and $\mathrm{Id}_{2}(\mathrm{i})$ of the transistors $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ will be sampled by $\mathrm{M}_{3}$. Thus, we have


Figure 5.4: A 4-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence.

$$
\begin{equation*}
\operatorname{Id}_{3}(\mathrm{i})=2\left[\mathrm{Id}_{3}(\mathrm{i}-1)-\mathrm{d}_{\mathrm{i}-1} \mathrm{I}_{\mathrm{ref}} \mathrm{f} 2\right] \tag{5.2}
\end{equation*}
$$

The digital bit $\mathrm{d}_{\mathrm{i}}$ is obtained in $\Phi_{4}$ by comparing $\mathrm{Id}_{3}(\mathrm{i})$ with $\mathrm{I}_{\text {ref }} / 2$. The iteration (5.2) performed by Figure 5.4(a) is exactly the same one as defined by Figure 5.1(a), where $i_{x}$ is replaced by $\mathrm{Id}_{3}$. The s-signal is used to control the beginning of the conversion. Its effect is to substitute $\mathrm{I}_{\text {in }}$ for $\mathrm{Id}_{3}(0)$ in (5.1). Another additional comparison is needed to generate the most-significant bit $d_{0}$.

The converter achieves a 10-bit accuracy and a speed $250 \mathrm{kbit} / \mathrm{s}$ [24]. The low speed is mainly due to its use of INFCCI copiers.

### 5.2.2 A 3-cycle RSD cyclic converter

The number of clock cycles for one bit conversion can be reduced from 4 in [24] to 3 by removing the clock cycle $\Phi_{4}$, and making the comparison in parallel with computing the residual current [41]. More specifically, the doubled current held in $P_{1}$ is copied to $N_{1}$ in the clock cycle $\boldsymbol{\Phi}_{1}$. Since $\mathrm{N}_{1}$ is idle during the clock cycle $\boldsymbol{\Phi}_{2}$, the current held in $\mathrm{N}_{1}$ is compared with $\mathrm{I}_{\text {ref }} / 2$ for determining the converters bit. Figure 5.5(a) illustrates the cyclic A/D converter circuit developed in [41], where three copiers are employed as the residual amplifier which takes 3 cycles to double a current. The self-regulated cascode copiers with the transconductance $\mathrm{gm}_{1}, \mathrm{gm}_{2}$, and $\mathrm{gm}_{3}$, are used to achieve high speed, and no feedback amplifier is needed. The transconductance $\mathrm{gm}_{1}$ is calibrated during the clock cycle $\boldsymbol{\Phi}_{1}$. During $\Phi_{2}$, the current held in the copier with $\mathrm{gm}_{1}$ is sent to the current mirror consisted of transistors $\mathbf{M}_{4}, \mathbf{M}_{5}$, and $\mathbf{M}_{6}$, where the current is amplified by a factor of 2 . The amplification is achieved by selecting the aspect ratios of $M_{5}$ and $M_{6}$ to be twice that of $M_{4}$. The out-


Figure 5.5: A 3-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence.
put currents $I_{d 5}$ and $I_{d 6}$ of the current mirror are compared with $(3 / 4) I_{\text {ref }}$ and (1/4) $I_{\text {ref }}$, respectively. The comparison results, $d_{1}$ and $d_{2}$, are then sampled at the end of $\Phi_{2 .}$ Both bits $d_{1}$ and $d_{2}$ are used to control which reference current, $I_{\text {ref1 }}$ or $I_{\text {ref2 }}$, is used for next comparison. The converter achieves a simulated 10-bit resolution and $4.5 \mathrm{MS} / \mathrm{s}$ sample rate with pipeline structure [41].

### 5.3 Proposed 2-Cycle RSD Cyclic A/D Converter

To alleviate the error effects in current copiers for high accuracy and high speed cyclic A/D converter, the number of cycles for a residual amplifier must be reduced. This section proposes a 2-cycle RSD cyclic A/D converter circuit design which achieves a 12bit accuracy and $20 \mathrm{Mbit} . \mathrm{s}$ speed. This section presents the residual amplifier, the RSD algorithm, and the decoding scheme for the proposed A/D converter.

### 5.3.1 Structure and Operation

Figure 5.6(a) shows the proposed converter, where four current copiers represented by $\mathrm{gm}_{1-4}$ are employed. The circuit requires only two cycles to generate a ternary bit, represented by the two single-bit binary signal $d_{1}$ and $d_{2}$. During the conversion state, where the start signal $s$ is low, the four copiers are grouped as two copier pairs, $\mathrm{gm}_{1-2}$ and $\mathrm{gm}_{3-4}$. At each bit conversion, the residual current, the sum of the currents stored in a copier pair, is copied during $\Phi_{1}$ and $\Phi_{2}$ (or $\Phi_{3}$ and $\Phi_{4}$ ) to two current copiers in the other copier pair. Specifically in Figure 5.6(a), the sum of the currents in $\mathrm{gm}_{3}$ and $\mathrm{gm}_{4}$ is copied to $\mathrm{gm}_{1}$ during $\Phi_{1}$, and then copied to $\mathrm{gm}_{2}$ during $\Phi_{2}$. The sum of the currents stored in the pair


Figure 5.6: A 2-cycle Cyclic A/D Converter: (a) Schematic; and (b) Switching sequence.
( $\mathrm{gm}_{1}, \mathrm{gm}_{2}$ ) becomes the new residual current which will be copied back to the pair $\left(\mathrm{gm}_{3}, \mathrm{gm}_{4}\right)$ during $\Phi_{3}$ and $\Phi_{4}$, respectively. Since it takes one cycle to copy the residual current in the pair $\left(\mathrm{gm}_{1}, \mathrm{gm}_{2}\right)$ to a current copier in the pair $\left(\mathrm{gm}_{3}, \mathrm{gm}_{4}\right)$, the residual amplifier takes only two cycles $\Phi_{1}$ and $\Phi_{2}$ (or $\Phi_{3}$ and $\Phi_{4}$ ) to double a current.

Two comparators are used to monitor the transconductance currents indirectly. The relation between the input voltage and the current in the transconductance can be expressed as $\mathrm{I}_{\mathrm{i}}=\mathrm{gm}_{\mathrm{i}} \mathrm{V}_{\mathrm{ci}}$, where, $\mathrm{I}_{\mathrm{i}}$ is the current of transconductance $\mathrm{gm}_{\mathrm{i}}$ and $\mathrm{V}_{\mathrm{ci}}$ the voltage on the capacitance $C_{i}$. Therefore, instead of comparing the currents $I_{i}$ with the reference currents, we can compare the voltages $\mathrm{V}_{\mathrm{ci}}$ with the reference voltages $\mathrm{V}_{\mathrm{ref} 1}$ and $\mathrm{V}_{\text {ref2 }}$. The use of voltage comparison instead of the current comparison can simplify the circuit and reduce the power by avoiding using the current mirrors. Since large comparator errors are permitted by a RSD algorithm, neither exact transconductances nor accurate comparators are needed. The comparison results are latched at the ends of $\Phi_{2}$ and $\Phi_{4}$, where the conversions for one bit are completed. The single-bit binary outputs $d_{1}$ and $d_{2}$ of the latches control the two reference currents $I_{\text {ref1 }}$ and $I_{\text {ref2 }}$ to implement a RSD algorithm. It will be seen later that the conversion accuracy will not be affected by the mismatch of $\mathrm{I}_{\text {ref1 }}$ and $\mathrm{I}_{\text {ref2 }}$.

The start signal $s$ is used to sample the input current $\mathrm{I}_{\text {in }}$. When s is high, a transconductance pair $\left(\mathrm{gm}_{3}, \mathrm{gm}_{4}\right)$ is set to the calibration state and to receive the input current, while the pair $\left(\mathrm{gm}_{1}, \mathrm{gm}_{2}\right)$ is turned off. Each reference current is turned on by the s-signal to produce a suitable bias current for the input current source. At the same time, the input current is compared with the two reference levels $\left\{\mathrm{gm}_{\mathrm{j}} \mathrm{V}_{\mathrm{ref} 1}, \mathrm{gm}_{\mathrm{j}} \mathrm{V}_{\mathrm{ref} 2}\right\}$ to produce the most significant bit $b_{0}$, where $j=1,2,3,4$. Here, the transconductances are chosen with the same
values. At the end of the s-signal, we have the residual current $I_{R}(0)$ in the conductance pair $\left(\mathrm{gm}_{3}, \mathrm{gm}_{4}\right)$ and the most significant digital bit $\mathrm{d}_{1}(0)$ and $\mathrm{d}_{2}(0)$ in the latches.

Without loss of the generality, we assume that the residual current for the odd bits are held in the pair $\left(\mathrm{gm}_{1}, \mathrm{gm}_{2}\right)$, while that for the even bits are in the pair $\left(\mathrm{gm}_{3}, \mathrm{gm}_{4}\right)$. Let $\mathrm{I}_{\mathrm{j}}(\mathrm{i})$ denote the current stored at transconductance $\mathrm{gm}_{\mathrm{j}}, \mathrm{j}=1,2,3,4$, and $\mathrm{I}_{\mathrm{R}}(\mathrm{i})$ be the residual current for the i-th bit. During $\Phi_{1}$, the switch on the top of reference current $\mathrm{I}_{\text {refl }}$ is controlled by the single-bit binary signal $d_{1}$ while the switch on the top of reference current $I_{\text {ref2 }}$ is controlled by the single-bit binary signal $d_{2}$, thus we have for the odd bit $i$, the current in $\mathrm{gm}_{1}$ is expressed as

$$
\begin{align*}
\mathrm{I}_{1}(\mathrm{i}) & =\mathrm{I}_{\mathrm{b}}+\mathrm{d}_{1}(\mathrm{i}-1) \mathrm{I}_{\mathrm{ref} 1}+\mathrm{d}_{2}(\mathrm{i}-1) \mathrm{I}_{\mathrm{ref} 2}-\left[\mathrm{I}_{3}(\mathrm{i}-1)+\mathrm{I}_{4}(\mathrm{i}-1)\right] \\
& =\mathrm{I}_{\mathrm{b}}+\mathrm{d}_{1}(\mathrm{i}-1) \mathrm{I}_{\mathrm{ref} 1}+\mathrm{d}_{2}(\mathrm{i}-1) \mathrm{I}_{\mathrm{ref} 2}-\mathrm{I}_{\mathrm{R}}(\mathrm{i}-1) \tag{5.3I}
\end{align*}
$$

During $\Phi_{2}$, the switch on the top of reference current $\mathrm{I}_{\text {ref1 }}$ is controlled by the single-bit binary signal $d_{2}$ while the switch on top of reference current $I_{\text {ref2 }}$ is controlled by the sin-gle-bit binary signal $d_{1}$, we have the current in gm $_{2}$

$$
\begin{align*}
I_{2}(i) & =I_{b}+d_{2}(i-1) I_{\mathrm{ref} 1}+d_{1}(i-1) I_{r e f 2}-\left[I_{3}(i-1)+I_{4}(i-1)\right] \\
& =I_{b}+d_{2}(i-1) I_{r e f 1}+d_{1}(i-1) I_{r e f 2}-I_{R}(i-1) \tag{5.3II}
\end{align*}
$$

and the new residual current can be expressed as

$$
\begin{equation*}
\mathrm{I}_{R}(\mathrm{i})=\left[\mathrm{I}_{1}(\mathrm{i})+\mathrm{I}_{2}(\mathrm{i})\right]=2 \mathrm{I}_{\mathrm{b}}+\left[\mathrm{d}_{1}(\mathrm{i}-1)+\mathrm{d}_{2}(\mathrm{i}-1)\right]\left(\mathrm{I}_{\mathrm{ref} 1}+\mathrm{I}_{\mathrm{ref} 2}\right)-2 \mathrm{I}_{R}(\mathrm{i}-1) . \tag{5.4}
\end{equation*}
$$

The current in the transconductances is detected using the voltage on the node X . During $\Phi_{2}$, the gate switch of the transconductance $\mathrm{gm}_{2}$ is closed and its input is connected to node X. The current in this transconductance will determine the voltage on node $\mathbf{X}$. Thus, the outputs of the comparators will determine the range of the current in $\mathrm{gm}_{2}$. In other words, the
digital outputs $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$ are determined by the current in $\mathrm{gm}_{2}$, which is half the residual current. At the end of $\Phi_{2}$, the comparison results will be sampled by the latches. The digital signals $d_{1}$ and $d_{2}$ will be changed from $d_{1}(i-1)$ and $d_{2}(i-1)$ to $d_{1}(i)$ and $d_{2}(i)$, respectively. Similar to (5.3), we have the current obtained by $\mathrm{gm}_{3}$ in $\Phi_{3}$,

$$
\mathrm{I}_{3}(\mathrm{i}+1)=\mathrm{I}_{\mathrm{b}}+\mathrm{d}_{1}(\mathrm{i}) \mathrm{I}_{\mathrm{ref} 1}+\mathrm{d}_{2}(\mathrm{i}) \mathrm{I}_{\mathrm{ref} 2}-\left[\mathrm{I}_{1}(\mathrm{i})+\mathrm{I}_{2}(\mathrm{i})\right]=\mathrm{I}_{\mathrm{b}}+\mathrm{d}_{1}(\mathrm{i}) \mathrm{I}_{\mathrm{ref} 1}+\mathrm{d}_{2}(\mathrm{i}) \mathrm{I}_{\mathrm{ref} 2}-\mathrm{I}_{\mathrm{R}}(\mathrm{i}),(5.5 \mathrm{I})
$$

and the current obtained by $\mathrm{gm}_{4}$ in $\boldsymbol{\Phi}_{4}$,

$$
\begin{equation*}
I_{4}(i+1)=I_{b}+d_{2}(i) I_{r e f 1}+d_{1}(i) I_{r e f 2}-\left[I_{1}(i)+I_{2}(i)\right]=I_{b}+d_{2}(i) I_{r e f 1}+d_{1}(i) I_{r e f 2}-I_{R}(i) .( \tag{5.5II}
\end{equation*}
$$

The new residual current is

$$
\begin{equation*}
\mathrm{I}_{\mathrm{R}}(\mathrm{i}+1)=\left[\mathrm{I}_{1}(\mathrm{i}+1)+\mathrm{I}_{2}(\mathrm{i}+1)\right]=2 \mathrm{I}_{\mathrm{b}}+\left[\mathrm{d}_{1}(\mathrm{i})+\mathrm{d}_{2}(\mathrm{i})\right]\left(\mathrm{I}_{\mathrm{ref} 1}+\mathrm{I}_{\mathrm{ref}}\right)-2 \mathrm{I}_{\mathrm{R}}(\mathrm{i}) . \tag{5.6}
\end{equation*}
$$

During $\Phi_{4}$, the gate switch of $\mathrm{gm}_{4}$ is closed and its input is connected to node $\mathbf{X}$. The current in this transconductance is used to determine the digital outputs $d_{1}$ and $d_{2}$. At the end of $\Phi_{4}$, the new digital bit $\mathrm{d}_{1}(\mathrm{i}+1)$ and $\mathrm{d}_{2}(\mathrm{i}+1)$ will be sampled by the latches.

Equations (5.4) and (5.6) show that the scheme of implementing the RSD algorithm. The three output states of the redundant bit is $d_{1} d_{2}=\{00,01,11\}$. It should be noted that the two reference currents are averaged by the two clock cycles for a bit conversion. As a result, the sum of the two reference currents determines the reference level, and the mismatch between them will cause no loss of the resolution of the $A / D$ converter circuit.

In (5.4) and (5.6), the old residual current is multiplied by a factor of ( -2 ), before it is added to the new residual current. This is not the same as a conventional scheme, where a factor of +2 is used. The difference will result in a digital output which is not in a standard binary code. Thus, a decoder is introduced to change the generated code to a stand binary code. The negative sign will also change the determination of the comparator levels which will be discussed later.

### 5.3.2 Convergency Range

The convergency range is the current range of the transconductances, in which the residual current will not decrease or increase unboundly. The determination of the convergency ranges will permit us to find out the input current range for a given $\mathrm{I}_{\mathrm{b}}$ and $\mathrm{I}_{\text {ref1 }}+\mathrm{I}_{\mathrm{ref}}$, in which the converter can work properly. It permits us also to fix the comparator levels that gives maximum comparator error tolerance.

The residual current $I_{R}(i)$ is divided into three regions by the two comparators. They can be defined as:

| $R 0:$ | $I_{R}(i) \leq I_{L}$ | $\Rightarrow$ | $d_{2} d_{1}=00$ |
| :--- | :--- | :--- | :--- |
| $R 1:$ | $I_{L}<I_{R}(i)<I_{U}$ | $\Rightarrow$ | $\mathrm{~d}_{2} \mathrm{~d}_{1}=01$ |
| $R 2:$ | $I_{U} \leq I_{R}(i)$ | $\Rightarrow$ | $\mathrm{d}_{2} \mathrm{~d}_{1}=11$, |

where $I_{L}$ is the residual current level, at which the first comparator output $d_{1}$ changes state, and $I_{U}$ the residual current level, at which the second comparator output $d_{2}$ changes state. In the above definitions, $I_{U}$ being larger than $I_{L}$ is assumed. Initially, the residual current can be in any of the regions. Using (5.4) or (5.6) one can find where the new residual current will be, when an initial residual current is given.

Figure 5.7 shows some possible transitions of the residual currents between different regions, with the initial residual current $I_{R}(1)$ being in $R 0$. Case (a) corresponding to the situation that the initial residual current has such a value that the new residual current $I_{R}(2)$ will remain in $R 0$. With the decrease of the initial residual current $I_{R}(1)$, the new residual current $I_{R}$ (2) will go into region R1, as indicated in Figure 5.7 (b). For a even more smaller $I_{R}(1)$, the residual current $I_{R}(2)$ will go into the region $R 2$, and $R 2$ can also be large

(a)

(b)

(c)

Figure 5.7: Residual Current Transition.
enough, such that residual current $I_{R}(3)$ goes back to region $R 0$. For convergency, we require

$$
\begin{equation*}
\mathrm{I}_{\mathrm{R}}(3)>\mathrm{I}_{\mathrm{R}}(1) \tag{5.8}
\end{equation*}
$$

Using (5.6) and (5.7), we have

$$
\begin{equation*}
\mathrm{I}_{\mathrm{R}}(2)=2 \mathrm{I}_{\mathrm{b}}-2 \mathrm{I}_{\mathrm{R}}(1) ; \mathrm{I}_{\mathrm{R}}(3)=2 \mathrm{I}_{\mathrm{b}}+2 \mathrm{I}_{\mathrm{ref}}-2 \mathrm{I}_{\mathrm{R}}(2) \tag{5.9}
\end{equation*}
$$

where $I_{\text {ref }}=I_{\text {ref1 }}+I_{\text {ref2 }}$. Similarly, if we assume that $I_{R}(1)$ and $I_{R}(3)$ are in $R 2$, and $I_{R}(2)$ in R0, the convergency condition will be changed to

$$
\begin{equation*}
\mathrm{I}_{\mathrm{R}}(3)<\mathrm{I}_{\mathrm{R}}(1) \tag{5.10}
\end{equation*}
$$

Using (5.6) and (5.7), we have

$$
\begin{equation*}
I_{R}(2)=2 I_{b}+2 I_{r e f}-2 I_{R}(1) ; I_{R}(3)=2 I_{b}-2 I_{R}(2) \tag{5.11}
\end{equation*}
$$

Form (5.8)-(5.11), we have

$$
\begin{equation*}
2 \mathrm{I}_{\mathrm{b}} / 3-2 \mathrm{I}_{\mathrm{ref}} / 3<\mathrm{I}_{\mathrm{R}}<2 \mathrm{I}_{\mathrm{b}} / 3+4 \mathrm{I}_{\mathrm{ref}} / 3 \tag{5.12}
\end{equation*}
$$

In the (5.12), the time index of the residual current is dropped off since the inequality must be meet by all the residual currents for convergency.

### 5.3.3 Comparator Levels

To determine the comparator levels, we have to find out the convergency regions for the different residual computation rules. From (5.6), there are three different ways to compute the new residual current from the initial one. Putting different possible values of $\mathrm{d}_{2} \mathrm{~d}_{1}$ into (5.6), we have

$$
\begin{array}{lr}
\mathrm{I}_{\mathrm{R}}(2)=2 \mathrm{I}_{\mathrm{b}}-2 \mathrm{I}_{\mathrm{R}}(1) & \text { rule } 0 \\
\mathrm{I}_{\mathrm{R}}(2)=2 \mathrm{I}_{\mathrm{b}}+\mathrm{I}_{\text {ref }}-2 \mathrm{I}_{\mathrm{R}}(1) & \text { rule } 1 \tag{5.13}
\end{array}
$$

$$
\mathrm{I}_{\mathrm{R}}(2)=2 \mathrm{I}_{\mathrm{b}}+2 \mathrm{I}_{\mathrm{ref}}-2 \mathrm{I}_{\mathrm{R}}(1) \quad \text { rule } 2
$$

The new residual current $I_{R}(2)$ must be in the range given by (5.12), no matter which rule is used. Thus, from (5.12) and (5.13), we obtain the convergency regions for different residual computation rules

$$
\begin{array}{cc}
2 \mathrm{I}_{\mathrm{b}} / 3-2 \mathrm{I}_{\mathrm{ref}} / 3<\mathrm{I}_{\mathrm{R}}<2 \mathrm{I}_{\mathrm{b}} / 3+\mathrm{I}_{\mathrm{ref}} / 3 & \text { rule } 0 \\
2 \mathrm{I}_{\mathrm{b}} / 3-0.5 \mathrm{I}_{\mathrm{ref}} / 3<\mathrm{I}_{\mathrm{R}}<2 \mathrm{I}_{\mathrm{b}} / 3+2.5 \mathrm{I}_{\text {ref }} / 3 & \text { rule } 1  \tag{5.14}\\
2 \mathrm{I}_{\mathrm{b}} / 3+\mathrm{I}_{\mathrm{ref}} / 3<\mathrm{I}_{\mathrm{R}}<2 \mathrm{I}_{\mathrm{b}} / 3+4 \mathrm{I}_{\text {ref }} / 3 & \text { rule } 2
\end{array}
$$

The convergency regions given in (5.14) are plotted in Figure 5.8. There are overlap convergency regions for rule $0-1$ and rule 1-2. The middle points of both overlapping regions, $\mathrm{I}_{\mathrm{L}}=2 \mathrm{I}_{\mathrm{b}} / 3+\mathrm{I}_{\text {ref }} 12$ and $\mathrm{I}_{\mathrm{U}}=2 \mathrm{I}_{\mathrm{b}} / 3+7 \mathrm{I}_{\text {ref }} / 12$, are selected as the comparator levels. Thus, like a conversional RSD algorithm, the one presented here provides a tolerance of $\pm \mathrm{I}_{\text {ref }} / 4$ for the comparator's inaccuracy.

### 5.3.4 Decoding

As mentioned before, after one bit is generated, the residual current is multiplied by a factor of ( -2 ). This is different than a conventional converter, where it is multiplied by a factor of (+2). The generated output digital codes must be transformed to standard binary codes and a decoder is developed. For a 2 N -bit converter, the relation between the input current $\mathrm{I}_{\text {in }}$ and two one bit digital codes $\mathrm{d}_{2}$ and $\mathrm{d}_{1}$ can be written as

$$
\begin{align*}
\mathrm{I}_{\mathrm{in}} & =\mathrm{I}_{0}+\mathrm{I}_{\text {ref }} \sum_{i=0}^{2 N-1}\left[\mathrm{~d}_{2}(\mathrm{i})+\mathrm{d}_{1}(\mathrm{i})\right](-2)^{-\mathrm{i}} \\
& =\mathrm{I}_{0}+\mathrm{I}_{\text {ref }} \sum_{i=0}^{N-1}\left[\mathrm{~d}_{2}(\mathrm{i})+\mathrm{d}_{1}(\mathrm{i})\right] 2^{-\mathrm{i}}-\mathrm{I}_{\text {ref }} \sum_{i=0}^{N-1}\left[\mathrm{~d}_{2}(\mathrm{i})+\mathrm{d}_{1}(\mathrm{i})\right] 2^{-(2 \mathrm{i}+1)} \tag{5.15}
\end{align*}
$$



Figure 5.8: The Comparison Levels with Respect to the Convergence Regions.

Where $I_{0}$ is a constant offset. Expressing $I_{0}$ in the form

$$
I_{o}=I_{o}^{\prime}+I_{r e f} \sum_{i=0}^{N-1} 2^{-2 i}
$$

we can rewrite (5.15) as

$$
\begin{align*}
& \left.\left.\mathrm{I}_{\mathrm{in}}=\mathrm{I}_{\mathrm{o}}^{\prime}+\mathrm{I}_{\mathrm{ref}}^{\mathrm{N}-1} \sum_{\mathrm{i}=0}^{\mathrm{N}} \mathrm{~d}_{2}(\mathrm{i})+\mathrm{d}_{1}(\mathrm{i})\right] 2^{-2 \mathrm{i}}+\mathrm{I}_{\mathrm{ref}} \underset{i=0}{\mathrm{~N}-1} \underset{\sim}{Z}\left(1-\mathrm{d}_{2}(\mathrm{i})\right)+\left(1-\mathrm{d}_{1}(\mathrm{i})\right)\right] 2^{-(2 i+1)}  \tag{5.16}\\
& \left.\left.=I_{0}^{\prime}+I_{\text {ref }} \sum_{i=0}^{\mathrm{N}-1} \mathrm{~d}_{2}(\mathrm{i})+\mathrm{d}_{1}(\mathrm{i})\right] 2^{-2 \mathrm{i}^{2}}+\mathrm{I}_{\mathrm{ref}} \underset{i=0}{\mathrm{~N}-1} \overline{\mathrm{~d}_{2}(\mathrm{i})}+\overline{\mathrm{d}_{1}(\mathrm{i})}\right] 2^{-(2 \mathrm{i}+1)}
\end{align*}
$$

where $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$ denote the logical complementary of $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$ respectively. By defining

$$
d_{2}^{\prime}(i) d_{1}^{\prime}(i)= \begin{cases}d 2(i) d 1(i) & \text { for even } i  \tag{5.17}\\ \overline{d 2(i)} \overline{d 1(i)} & \text { for odd } i\end{cases}
$$

we can express (5.16) as

$$
\begin{align*}
& \mathrm{I}_{\mathrm{in}}=\mathrm{I}_{0}^{\prime}+\mathrm{DI}_{\mathrm{ref}}  \tag{5.18}\\
& \mathrm{D}=\sum_{\mathrm{i}=0}^{2 \mathrm{~N}-1}\left[\mathrm{~d}_{2}^{\prime}(\mathrm{i})+\mathrm{d}_{1}^{\prime}(\mathrm{i})\right] 2^{-\mathrm{i}} \tag{5.19}
\end{align*}
$$

Based on (5.17) and (5.19), the decoder can be implemented as shown in Figure 5.9.

### 5.4 Circuit Description and Simulation Results

This section describes the circuits used to implement the proposed $A / D$ converter circuit, including both the analog circuits and digital circuits for the clock generating and conversion control. Finally, the simulation results are given to verify the operation.

### 5.4.1 Circuit Implementation

Figure 5.10(a) shows the proposed cyclic $\mathrm{A} / \mathrm{D}$ converter circuit. The transconductances $\mathrm{gm}_{\mathrm{j}}, \mathrm{j}=1,2,3,4$, in Figure 5.6(a) can be implemented using any of the current copiers


Figure 5.9: The Decoder.


Figure 5.10: Proposed A/D Converter Circuit: (a) Schematic; (b) Modified FNFCC;
(c) Input Stage with Switch $S_{1}$; (d) Feedback Amplifier; and Equivalent Circuits of the Level Shifter for (e) $\Phi_{1} \& \Phi_{3}$; and (f) $\Phi_{2}$ and $\Phi_{4}$.
discussed previously in Chapters 2 and 3. For high performance $A / D$ converter design, this implementation employs the current copiers, as shown in Figure 5.10(b), which is modified from the FNFCCs in Figure 3.12(a). The copier has the best speed and noise performances under low supply voltage, and also permits the use of a simple N -well CMOS process that is preferred for digital circuit design considerations.

Three switches, $S_{1}, S_{2}$, and $S_{3}$, are used in the current copier. Switches can be generally implemented with simple CMOS transistors. However, the simple CMOS switch has large on-state capacitance which may slow the settling time. In this implementation, both $\mathbf{S}_{\mathbf{2}}$ and $S_{3}$ are realized by simple CMOS switches, but not $S_{1}$. Since $S_{1}$ is connected to node $X$, an input of the of the amplifier, its on-state capacitance must be kept as small as possible to reduce the settling time. Therefore, switch $S_{1}$ in Figure 5.10(c) is employed, where both $\mathrm{M}_{\mathrm{i} 21}$ and $\mathrm{M}_{\mathrm{i} 22}$ are the switching transistors, and the drain of $\mathrm{M}_{\mathrm{i} 21}$ is connected to node $\mathbf{X}$. Note that the switching transistors are operated in saturation when they are turned on. Thus, the stray capacitance is only the overlap capacitance between gate and drain of the switching transistor, and this capacitance is much smaller than that in a simple CMOS switch.

Figure 5.10(d) shows a high-gain feedback amplifier which is used to reduce the error due to the increased output conductance. The amplifier is a simple cascode stage with a capacitive level shifter. With the level shifter, the output of amplifier can be higher than the power supply $\mathrm{V}_{\mathrm{DD}}$. The level shifting maximizes the gate source voltage difference $\mathrm{V}_{\mathrm{gs} 1}$ of $\mathbf{M}_{1}$ for low power supply applications. Maximizing $\mathrm{V}_{\mathrm{gs} 1}$ will reduce both thermal noise and the error due to charge feedthrough effect.

The level shifter uses a three-capacitance approach to avoid the effect of the stray resistances on the settling time, thus, small switches can be used. The switches are con-
trolled, such that, for one operation cycle of the amplifier, where one of the current copiers is calibrated, capacitance $\mathrm{C}_{\mathrm{FB} 1}$ is connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DF}}$, and $\mathrm{C}_{\mathrm{FB} 2}$ is paralleled with $\mathrm{C}_{\mathrm{F}}$ In the other operation cycle, the positions of $\mathrm{C}_{\mathrm{FB} 1}$ and $\mathrm{C}_{\mathrm{FB} 2}$ are exchanged. The equivalent circuits of the level shifter for different clock phases are illustrated in Figures 5.10(e) and 5.10(f). Suppose at time $k$ the voltage across the capacitance $C_{F}$ is $V_{C F}(k)$ and $\mathrm{C}_{\mathrm{FB} 1}=\mathrm{C}_{\mathrm{FB} 2}=\mathrm{C}_{\mathrm{FB}}$, then, at time $\mathrm{k}+1$, the capacitance will have a voltage $\mathrm{V}_{\mathrm{CF}}(\mathrm{k}+1)=$ $\left[\mathrm{C}_{\mathrm{F}} \mathrm{V}_{\mathrm{CF}}(\mathrm{K})+\mathrm{C}_{\mathrm{FB}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DF}}\right)\right] /\left(\mathrm{C}_{\mathrm{F}}+\mathrm{C}_{\mathrm{FB}}\right)$. This expression gives a steady-state solution $\mathrm{V}_{\mathrm{CF}}$ $=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DF}}$ The voltage on the output node DA is shifted up by $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DF}}$, relative to that on the node DA2. This structure of the level shifter has the advantage that a signal path from DA2 to DA is provided directly by $\mathrm{C}_{\mathrm{F}}$ The parasitic resistances of the switches have little effect on the settling of the copier.

It should be mentioned that the pair transistors $\mathbf{M}_{\mathbf{i 1}}$ and $\mathbf{M}_{\mathbf{i L} 1}$ form a feedback amplifier for reducing the input impedance of the switch so that high-linearity current transfer can be attained even if the output impedance of the input current source is small. The pair transistors $\mathbf{M}_{\mathrm{if}}$ and $\mathbf{M}_{\mathrm{ifL}}$ form a level shifter to maximize the gate-source voltage difference among $M_{i 1}, M_{i 21}$, and $M_{i 22}$. For a given current range, the use of the level shifter will reduce the transistor size, improves the settling speed, and reduce the output capacitance of the switch. Simulation results show that the improved switch achieve a settling time of 8 ns .

For time-interleaven parallel ADC structure, the drain current of $\mathbf{M}_{\mathbf{i} 22}$ can be used as the input of the other ADC cell, as shown in Figure 5.11. The number of channels can be increased for parallel ADC structure by increasing the switching transistors.


Figure 5.11: Current Copier with the Input Stage.

### 5.4.2 Control Circuitry

Figure 5.12(a) shows the control circuitry for managing the reference currents $\mathrm{I}_{\text {ref1 }}$ and $\mathrm{I}_{\text {ref2 }}$, where the inputs of the control logic include s, $\mathrm{d}_{1}(\mathrm{i}), \mathrm{d}_{2}(\mathrm{i}), \Phi_{1}, \Phi_{2}, \Phi_{3}$, and $\Phi_{4}$.

The control signals for the input switches and the switches at the gates and drains of the current-storage transistors can be generated using a state machine. More specifically, the clock cycles presented in Figure 5.6(b) can be described by a state machine shown in Figure 5.12(b). The converter samples the input current during the state $s=1$. The current is then sampled by the current-storage transistor pair $\left(M_{1}, M_{2}\right)$ or $\left(M_{3}, M_{4}\right)$, depending on the state of the mode-4 counter before sampling. In Figure 5.6, we assumed that the current is sampled by the pair $\left(\mathrm{M}_{3}, \mathrm{M}_{4}\right)$. Because the symmetry of the two pairs, the difference will make no effect on the conversion results. After the input current is sampled, the residual current will be transferred from one pair to another during the states $\Phi_{1-2}$ and $\Phi_{3-4}$. Every time the residual current changes its location a new digital bit will be generated, increasing the bit number i by 1 . Because the residual current goes back and forth between the two pairs, the converter goes back to state $\boldsymbol{\Phi}_{1}$ after the state $\boldsymbol{\Phi}_{\mathbf{4}}$. The mode-N counter counts how many bits is converted. After the last bit is obtained, a carry will be output by the mode-N counter, as shown in Figure 5.12(c), and the converter goes back to its initial state to sample a new input current. The whole process repeats itself again.

### 5.4.3 Simulation Results

Consider the schematic diagram of the proposed switched-current cyclic A/D converter in Figure 5.10(a), where four copiers implemented by the current-storage transistors


Figure 5.12: Control Circuitry: (a) Reference-Current Generating Circuit; (b) State-Transition Diagram; and (c) Logic Implementation.
$M_{1}-M_{4}$, and the two reference currents, $I_{\text {ref1 }}$ and $I_{\text {ref2 }}$, and the bias current, $I_{b}$, are generated by the transistors $M_{\text {ref1 }}, M_{\text {ref2 }}$, and $M_{b}$; Switch $S_{1}$ is implemented by the circuit shown in Figure 5.10(c), while other switches are realized by simple CMOS switches; The circuit in Figure 5.10(d) is employed as the feedback amplifier; and the comparators and the digital logic, implemented by CMOS transistors, are used to produce the digital codes. The circuit has been simulated by pspice, where the SCDN $202 \mu \mathrm{~m}$ CMOS process with level- 2 transistor parameters and a supply voltage of 3.3 V are employed. The reference and biased current are chosen as $I_{\text {ref1 }}=I_{\text {ref2 }}=170 \mu A$ and $I_{b}=1 \mathrm{~mA}$. Simulation results show that the total power consumption is about 7 mW , including 2 mW for the input current switching unit.

Figure 5.13(a) shows a typical current waveform in a current-storage transistor, while Figure 5.13(b) plots the partial output of $\mathrm{I}_{\text {refl }}$ to demonstrate the three states in the RSD approach, where the current pulse widths of $50 \mathrm{~ns}, 25 \mathrm{~ns}$, and 0 ns , represent the state 2, 1 , and 0 , respectively. (Since the clock rate for calibration is 25 ns , i.e., one bit is obtained in every 50ns.) Figure 5.13(c) summarizes the accuracy of the proposed ADC which achieves a 12-bit resolution for the input currents ranged between $350 \mu \mathrm{~A}$ and $850 \mu \mathrm{~A}$.

According to the simulation results in Figure 5.13(b), the time period for the steady-state can be further reduced and thus increasing the conversion rate. In addition, since a larger settling error is allowed for those lower significant bits, a shorter clock cycle can be used to perform the calculation. Therefore, the use of multiple clock cycles can also increase the conversion rate. We believe that the average bit conversion can be moved to $20-25 \mathrm{~ns}$ in a 12 -bit conversion.


Figure 5.13: Simulation Results: (a) Typical Current Waveform;
(b) Partial Outputs for $\mathrm{I}_{\text {ref1 }}$; and (c) 12-bit Resolution.

### 5.5 Discussion

This chapter presents a high performance cyclic $A / D$ converter circuit design. The high performance is attributed to: (1) the use of high performance current copiers; (2) the use of a high performance residual amplifier which takes two clock cycles to double a current; (3) the use of an efficient Cyclic RSD algorithm which provides 1.5 b resolution without using two matched reference currents.

The performance of $A / D$ converter can be improved by further reducing the charge injection errors [43]. A fully differential switched-current A/D converter has been investigated, where high performance fully differential current copiers are implemented. Fully differential architectures are frequently employed in both continuous-time and switchedcapacitor circuits to achieve the highest level of analog performance [44]. The approach reduces distortion by cancelling even-order harmonics and reduces cross-talk from neighboring digital circuits through common-mode and power supply rejection of the amplifiers. Thus, a fully differential current copier can further reduce charge injection errors [43].

## Chapter 6

## Conclusion

Portable televisions, camcoders, and compact disk players have been made available by consumer electronics companies. Cellular phones are going to provide virtually unlimited access for voice communications; and laptops, notebooks and palmtops are the fastest growing types of computers. Portable multimedia terminal will come into being, which will be capable of providing speech communication, data transfer, handwriting recognition, and high-quality, full motion video. Each of these technologies relies on VLSI for cost and power-consumption effective implementation. Given sufficient complexity, even CMOS dissipation levels become excessive especially where high frequency is involved. It is necessary to optimize the VLSI-technology for low-power operation of both digital and analog circuits.

SI technique has received considerable attention as an alternative for analog circuit design. However, existing SI circuits cannot make the theoretically expected performance due in part to the use of non-optimal current copiers, its basic building blocks. Based on our development of design methodologies and synthesis process for optimally generating low power and high performance CMOS current copiers, SI technique becomes feasible.

The objective of the thesis research is to develop new generation of high-performance, low-power/low-voltage current-mode circuits. The emphasis is placed on the development of sample/hold circuits, and analog-to-digital circuits for mixed-signal IC's in future portable equipment.

### 6.1 Summary and Contribution

In Chapter 1, the low power design issues were addressed and the advantages of using SI technique for designing analog portion of mixed-signal ICs were introduced. A number of previous works for designing high performance A/D converters and S/H circuits were reviewed. The research tasks were outlined. Chapter 2 reviews existing current copiers, switched-current data converters, and switched-current S/H circuits

Based on the analysis of the charge-injection error, Chapter 3 outlines the design trade-offs among accuracy, speed performance, and power consumption and addresses the stray effect of the switches which may degrade the speed performance of the copiers. It has been shown that the stray effects can be alleviated by reducing the stray capacitance of the current-steering switches, or by separating the large current-steering switches from the small current-sample switches, for the copier to achieve high speed operation. A simple, yet high performance current copier, FNFCC, was developed. Simulation results verify the operation and demonstrate high performance accomplished by the developed copier.

Chapter 4 presents the design of a simple high performance SI V-I converter with the S/H function and an oversampled high linear SI S/H circuit. The developed V-I converter is comprised of a high-linear current copier and a resistor. Result shows that, with the small resistor, a large dynamic range of the converted current can be obtained with a small
swing of input voltages. Thus, the circuit is viable for low-voltage operation. The developed oversampled SI S/H circuit adopts a simple forward approach to reduce the output current of the integrator. With a simple structure and a small oversampling ratio, the circuit achieves high accuracy.

In Chapter 5, a high performance cyclic A/D converter circuit design was presented. The high performance is attributed to: (1) the use of high performance current copiers; (2) the use of a high performance residual amplifier which takes two clock cycles to double a current; (3) the use of an efficient Cyclic RSD algorithm which provides 1.5 b resolution without using two matched reference currents.

This work has established guidelines for designing high-speed current copiers and switched-current circuits, making them more attractive for the next generation low-power, low-voltage, high-speed high-accuracy analog circuit design. The major contributions can be categorized as follows:
(a) Developed a performance analysis process for current copiers and a synthesis process for developing high-performance current copiers for low-power/low-voltage signal processing applications.
(b) Developed two types of S/H circuits; and
(c) Developed a novel high-speed and low-power cyclic A/D converter design.

The developed circuits meet the design requirement not only for portable equipments, but also for video signal processing, such as HDTV, high-frequency digital communications, and waveform acquisition/instrumentation. This research has demonstrated that this development is not merely an academic curiosity, but an important practical technology for the future.

### 6.2 Future Work

Circuit synthesis is to select the right circuit from among existing alternatives to fulfill the intended application. Conventionally, guided from past experiences designers choose a promising circuit architecture that could meet the given set of performance specifications. However, because of the large number of variables involved, it is difficult to accurately predict the circuit behavior. The circuit may partially fulfill the performance specifications, but it is not optimally designed. As a result, existing SI circuits cannot meet the expected theoretical performance even though with novel circuit structures. Thus, it is necessary to develop a design methodology for high-performance/low-voltage CMOS SI circuits. This can be accomplished by constructing the parameter space of current copiers for a given set of performance specifications and providing the optimally designed copiers. The performance analysis and synthesis process discussed in Chapter 3 can be further developed for synthesizing optimal current copiers and SI circuit.

In Chapter 5, a 12-b, $20 \mathrm{MS} / \mathrm{s}$, and 7 mW A/D converter circuit has been designed and simulated. The simulation results have confirmed the operation of the converter. The performance can be further improved by the following parallel-pipelined structure with calibration capability.


At any time one $A / D$ converter will be calibrated by sending $\mathrm{I}_{\text {ref }}$ to the converter, The other converters will be used for conversion. The speed-up ratio of the parallel structure with n converter is ( $\mathrm{n}-1$ ) with calibration ability, while a speed-up ratio of n is achieved if no calibration capability is considered. With the calibration ability, the DC offset of different channels can be cancelled off; and the linearity can be made only determined by the units that controls the calibration of the input current and the reference current. Apparently, the sample rate increases with the number of converters. However, the increase of converters will also increase the total power consumption. It is expected that, with 10 converters, the parallel-pipelined converter achieves more than 12 bits, $40-50 \mathrm{MS} / \mathrm{s}$, and 60 mW .

The performance of $A / D$ converter also can be improved by further reducing the charge injection errors [43]. A fully differential switched-current A/D converter has been investigated, where high performance fully differential current copiers are implemented. The fully differential architectures reduce distortion by cancelling even-order harmonics and reduce cross-talk from neighboring digital circuits through common-mode and power supply rejection of the amplifiers. Based on the fully differential current copier developed in [43], it is worthwhile to develop a high performance A/D converter.

To develop high-performance D/A converters, it is necessary to develop a new current copier which is error-free from charge-feedthrough effects. The accuracy of the converter is expected to be the sum of the mismatch of components and the accuracy of the dynamic calibration. For example, 16-bit accuracy of D/A converter circuit may be realized by 8-bit accuracy of well-matched components and 8 bit accuracy with dynamic calibration. High-speed can be obtained by separating calibration from the output of the converter, making the speed of the conversion determined only by the output unit.

## List of References

[1] A.P. Chandrakasan, R. Allmon, A. Stratakos, and R.W. Brodersen, "Design of Portable Systems," Proc. of IEEE Custom Integrated Circuits Conference, San Diego, California, pp.12.1.1-8, 1994,
[2] B.W. Brodersen, A. Chandrakasan, and S. Sheng, "Technologies For the Personal Communications," Proc. of Symposium on VLSI Circuits, Oiso, Japan, pp.5-9, 1991,
[3] B. Ackland, "The Role of VLSI in Multimedia," IEEE Journal of Solid-State Circuits, Vol.29, No.4, pp.381-388, April 1994.
[4] A. Matsuzawa, "Low-Voltage and Low-Power Circuit Design for Mixed Analog/ Digital Syatems in Portable Equipment," IEEE Journal of Solid-State Circuits, Vol.29, No.4, pp.470-480, April 1994.
[5] J.B. Hughes, "Analogue Technologyes For Very Large Scale Integrated Circuits," Ph. D. Dissertation, University of Southampton, 1992.
[6] H. Hasegawa, M. Yotsuyanagi, M. Yamaguchi, and K. Sone," A 1.5V Video-Speed Current-Mode Current-Tree A/D Converter," Proc. of Symposium on VLSI Circuits, Honolulu, pp.17-18, 1994.
[7] C. Toumazou, J. Lidgey, and B. Wilson,"Current-Mode Analog Signal Processing," IEE Proceedings, Part G, Vol.137, pp.61-61, April 1990.
[8] S.J. Daubert, D. Vallancourt, and Y.P. Tsivids, "Current Copier Cells," Electronics Letters, Vol.24, No.25, pp.1560-1562, December 1988.
[9] R.H. Zele and D.J. Allstot, "Low-Voltage Fully Differential Switched-Current Filters," IEEE Journal of Solid-State Circuits, Vol.29, No.3, pp.203-209, March 1994.
[10] T.B. Cho and P. R. Gray, "A $10 \mathrm{~b}, 20 \mathrm{Msample} / \mathrm{s}, 35 \mathrm{~mW}$ Pipeline A/D Converter," IEEE Journal of Solid-State Circuits, Vol.30, No.3, pp.166-172, March 1995.
[11] A. Song, W.-C. Choi, H.-W Kwak, and B. S. Song, "A 10-b 20 Msample/s LowPower CMOS ADC," IEEE Journal of Solid-State Circuits, Vol.30, No.5, pp.514521, May 1995.
[12] K. Nakamura, M. Hotta, L.R. Carley, and D.J. Allstot, "An 85mW, 10b, 50Msample/ s CMOS Parallel-Pipelined ADC", IEEE Journal of Solid-State Circuits, Vol.30, No.3, pp.173-183, March 1995.
[13] L. Zhang, T. Sculley, and F. Terri, " A 12 Bit, 2V Current-Mode Pipelined A/D Converter Using a Digital CMOS Process," Proc. of International Symposium on Circuits and Systems, London, pp. 417-420, 1994.
[14] J. Van Vakburg and R. van de Plassche, "An 8 b 650 MHz folding ADC," ISSCC Dig. Tech. Papers, pp.30-31, 1992.
[15] C.S.G. Cornroy, D.W. Cline, and P.R. Gray, "An 8-b 85MS/s Parallel Pipeline A/D Converter in $1 \mu \mathrm{~m}$ CMOS," IEEE Journal of Solid-State Circuits, Vol.28, No.4, pp.****, April 1993.
[16] Yotsuyannagi, M., Etoh, T., and K. Hirata, "A 10-b 100MHz Pipelined CMOS A/D Converter with S/H," IEEE Journal of Solid-State Circuits, Vol.28, No.3, pp.292-300, March 1993.
[17] Sone, K., Nishida, Y., and N. Nakadai, "A 10-b 100MHz Pipeline Subranging BiCMOS ADC," IEEE Journal of Solid-State Circuits, Vol.28, No.12, pp.1180-1186, December 1993.
[18] Allen, P.E., Switched capacitor Circuits, VNR, New York, 1984.
[19] D.G. Nairn and C.A.T. Salama, "Current-Mode Algorithmic Analog-to-Digital Converters," IEEE Journal of Solid State Circuits, Vol.25, No.4, pp.997-1004, August 1990.
[20] J.B. Shyu, G.C. Temes, and F. Krummenacher," Random Error Effects in Matched MOS Capacitors and Current Sources," IEEE Journal of Solid-State Cicruits, Vol.19, No.6, pp.948-955, December 1984.
[21] B.J. Sheu and C. Hu, "Switch-induced Error Voltage on a Switched Capacitor," IEEE Journal of Solid-State Circuits, Vol.19, No.4, pp.519-525, August 1984.
[22] R. Huang and C.L. Wey, "A Simple Yet Accurate Current Copier," Proc. of 37th Midwest Symposium on Circuits and Systems, Lafayette, LA, pp. 121-124, August 1994.
[23] R. Huang and C.L. Wey, "Simple Yet Accurate Current Copiers for Low-Vlotage Current- Mode Signal Processing Applications," International Journal of Circuit Theory and Application, vol.23, No.2, pp.137-145, March 1995.
[24] R. Huang and C.L. Wey, "Design of High-speed, High-accuracy Current Copiers for Low-voltage Analog Signal Processing Applications" , IEEE Trans. on Circuits and Systems. Part II. Analog and Digital Signal Processing, Vol.143, No.12, pp.836-839, December 1996.
[25] D.G. Nairn and C.A.T. Salama, "A Ratio-Independent Algorithmic Analog-to digital Converter Combining Current Mode and Dynamic Techniques," IEEE Trans. on Circuits and Systems, Vol. 37, No.3, pp.319-325, March 1990.
[26] R.H. Zele and D.J. Allstot, "Low-voltage Fully-Differential CMOS Switched-Current Filters," Proc. of IEEE Custom Integrated Circuit Conference, pp. 6.2.1-6.2.4, 1993.
[27] D. Macq and P.G.A. Jespers, "A 10-Bit Pipelined Switched-Current A/D Converter," IEEE Journal of Solid-State Circuits, Vol.29. No. 8, pp. 967-971, August 1994.
[28] C.-Y. Wu, C.-C. Chen, and J.-J. Cho, "Precise CMOS Current Sample/Hold Circuits Using Differential Clock Feedthrough Attenuation Techniques," IEEE Journal of Solid-State Circuits, Vol.30, No.1, pp.76-81. January 1995.
[29] I. Mehr and T. Sculley, "A 16-bit Current Sample/Hold Circuit Using a Digital CMOS Process," Proc. International Symposium on Circuits and Systems, London, pp.417-420, 1994.
[30] J.B. Hughs and K.W. Moulding, "Switched-Current Signal Processing for Video Fre-quen-cies and Beyond," IEEE Journal of Solid-State Circuits, Vol.28, No.3, pp.314318, March 1993.
[31] J.B. Hughes and W. Redman-White, "Switched-Current Limitations and Non-Ideal Behaviour," Chapter 4, pp.71-135, in Switched-Currents: An analogue technique for digital technology, edited by C. Toumazou, J.B. Hughes, and N.C. Battersby, London: Peter Peregrinus Ltd, 1993.
[32] S. Daubert, "Noise in Switched-Current Cicuits," Chapter 5, pp.136-155, in Switched-Currents: An analogue technique for digital technology, edited by C. Toumazou, J.B. Hughes, and N.C. Battersby, London: Peter Peregrinus Ltd, 1993.
[33] J.-S. Wang, R. Huang, and C.L. Wey, "Synthesis of Optimal Current Copiers for Low-Power/Low-voltage Switched-Current Circuits," Proc. of IEEE Midwest Symposium on Circuits and Systems, Notre Dame, Indiana, 1998.
[34] R. Huang and C.L. Wey, "A 5mW, 12-b, 50ns/b Switched-current Cyclic A/D Converter," Proc. of International Symp. on Circuits and Sys., Atlanta, GA, Vol.I, pp.207210, 1996.
[35] R. Huang and C.L. Wey, "High-Speed, Low Voltage V-I Converters for Analog Signal Processing Appliactions," Proc. of IEEE Asia-Pacific Conference on Circuits and Systems Taipei, Taiwan, pp.494-498, 1994
[36] R. Huang and C.L. Wey, "Simple Low-Voltage, High-speed, High-Linearity V-I Converter with S/H for Analog Signal Processing Applicatiosn," IEEE Trans. on Circuits and Systems. Part II. Analog and Digital Signal Processing, Vol.43, No.1, pp.52-55, January 1996.
[37] R. Huang and C.L. Wey, "A High-Accuracy CMOS Oversampling Current Sample/ Hold (S/H) Circuit Using Feedforward Approach," Proc. of IEEE International Symposium on Circuits and Systems, Atlanta, GA, Vol.I, pp.65-68, 1996.
[38] R. Huang, C.-P. Wang, C. Grunewald, and C.L. Wey, "Design of High-Accuracy CMOS Oversampling Current Sample/Hold (S/H) circuits," Proc. of IEEE Midwest Symposium on Circuits and Systems, Iowa, pp.939-942, 1996.
[39] R. Huang and C.L. Wey, "A High-performance CMOS Oversampling Current Sample/Hold (S/H) Circuit Using Feedforward Approach," IEEE Trans. on Circuits and Systems, Part II. Analog and Digital Signal Processing, Vol. 45, No.3, pp. 395-399. March 1998.
[40] S.T. Dupuie and M. Ismail, "High Frequency CMOS Transconductors," Chapter 5, in Analog IC design: the current-mode approach, Ed. by C. Toumazou, F.J. Lidgey, and D.G. Haigh, Peter Peregrinus, Ltd, 1991.
[41] B. Ginetti, B., P.G.A. Jespers, and Vandemeulebroecke, A.,"A CMOS 13-b Cyclic RSD A/D Converter," IEEE Journal of Solid-State Circuits, vol. 27, No. 7, pp.957965, July 1992.
[42] K. Huang, Computer Arithmetic -- Principles, Architecture and Design, New Yoirk: Wiley, 1979.
[43] R. Huang, J.-S. Wang, and C.L. Wey, "A Fully Differential Switched-Current ADC with Improved Performance," (invited) Proc. 40th Midwest Symp. on Circuits and Systems, Davis, CA, pp..177-180, August 1997.
[44] C. Toumazou, J.B. Hughes, and N.C. Battersby, Switched-Currents: An analogue technique for digital technology, London: Peter Peregrinus Ltd, 1993.

