Efficient techniques for modeling and mitigation of soft errors in nanometer-scale static CMOS logic circuits

Full text