OVFRDUE FINFS ARE 25C PER DAY PER ITEM

Return to book drop to remove this checkout from your record.


# A WWV SYNCHRONIZED DIGITAL CLOCK 

By

## David Alan Cooper

## A THESIS

```
Submitted to Michigan State University in partial fulfillment of the requirements for the degree of
```


## MASTER OF SCIENCE

## ABSTRACT

A WWV SYNCHRONIZED DIGITAL CLOCK
by

## David Alan Cooper

This work contains the details of the design of a WWV synchronized digital clock. The microprocessor-based digital clock automatically sets itself to the correct time using the encoded time information in the 10 MHz WWV transmissions. (WWV is a station operated by the National Bureau of Standards dedicated to the continuous transmission of time information and radio wave propagation conditions.) Once the digital clock has set itself it will frequently update the displayed time in order that it never varies from the correct time. The WWV synchronized digital clock described in this work differs from previous ones in that it is a consumer-oriented and inexpensive device.

## ACKNOWLEDGEMENTS

## I wish to express my gratitude to Dr. Marvin Siegel for his

 review of the manuscript. In addition, I wish to thank Dr. Lawrence J. Giacoletto for encouraging me to undertake this project.
## TABLE OF CONTENTS

Page
I. INTRODUCTION ..... 1
1.1 Background ..... 1
1.2 WWV Time Code ..... 3
II. SYSTEM ORGANIZATION ..... 6
2.1 Introduction ..... 6
2.2 Clock Subsystem ..... 6
2.3 Receiver and Signal Conditioning Subsystem ..... 8
2.4 Microprocessor Subsystem ..... 8
III. HARDWARE ORGANIZATION ..... 10
3.1 Analog Hardware Implementation ..... 10
3.1.1 Receiver ..... 10
3.1.2 Filters ..... 12
3.1.3 Tone Decoders ..... 16
3.2 Digital Hardware Implementation ..... 21
3.2.1 Microprocessor ..... 21
3.2.2 Clock ..... 26
IV. SOFTWARE ORGANIZATION ..... 33
4.1 Introduction ..... 33
4.2 Seconds Set Routine ..... 33
4.3 Interrupt Routine ..... 35
4.4 Coder Routine ..... 40
v. CONCLUSIONS ..... 42
APPENDIX -- ASSEMBLY LANGUAGE PROGRAM LISTING ..... 44
LIST OF REFERENCES ..... 48

## LIST OF TABLES

Table Page
1 Time Zone Setting ..... 9
2 Pulse Type Decoding Method ..... 36

## LIST OF FIGURES

Figure Page
1 WWV Time Code ..... 4
2 Example of WWV Time Code ..... 5
3 System Block Diagram ..... 7
4 Receiver Block Diagram ..... 11
5 Receiver Schematic ..... 13
6 Sallen and Key Lowpass Filter ..... 15
7 Filter Circuit Diagram ..... 17
8567 Tone Decoder ..... 18
9 Fast Response, Narrow Band Tone Decoder ..... 20
10 Dual Tone Decoder Detection Bandwidth ..... 20
11 Tone Decoder Circuit Diagram ..... 22
12 CDP1802 Pin-Out ..... 24
13 Microprocessor Circuit Diagram ..... 25
14 Clock Block Diagram ..... 27
15 Frequency Divider Circuit Diagram ..... 28
16 Clock Circuit Diagram ..... 30
17 Multiplexer Circuit Diagram ..... 31
18 Display Circuit Diagram ..... 32
19
Seconds Set Routine ..... 34
20 Bit-Packing of Record ..... 36
21 Interrupt Routine ..... 37
22 Interrupt Routine (Continued) ..... 38
23 Interrupt Routine (Continued) ..... 39
24 Coder Routine ..... 41

## CHAPTER I

## INTRODUCTION

### 1.1 Background

Devising an accurate timepiece is a problem man has been endeavoring to solve for thousands of years. In the past, sundials, hourglasses, and mechanical timepieces were used to keep time. These devices are very inaccurate, by today's standards, because of the inherent inaccuracy of their timing sources (sun, sand, pendulum, spring, etc.). Today, most timepieces derive their timing signals from either a quartz crystal oscillator or the 60 Hz power line frequency. A fine quartz timepiece has very good short term accuracy (about 1 part in $10^{8}$ ) but because of frequency drift by the oscillator it will gain or lose about 30 seconds a year. On the other hand, a clock with a 60 Hz line frequency time base has poor short term accuracy (about 1 part in $10^{4}$ ) but for the long term it will normally vary less than 2 seconds from the correct time. Of course, the time on any clock dependent solely on the power from an electric utility company can greatly vary from the true time if a power outage should occur.

The National Bureau of Standards (NBS) in Boulder, Colorado, operate a cesium beam clock which is used as the world time standard. The frequency of the cesium beam controlled oscillator in the clock is one of the stablest frequencies in existence (stable to 1 part in $10^{12}$ ). (1) The standard time maintained by NBS is called Coordinated

Universal Time (UTC). NBS broadcasts coded UTC on the shortwave frequencies of $2.5,5,10,15$, and 20 MHz from their station WWV located in Fort Collins, Colorado.

The objective of this thesis is the design of a clock that will interpret the coded UTC transmissions from WWV and display that information. Ideally, this clock will have the short term accuracy of a quartz crystal oscillator and a long term accuracy better than the 60 Hz line frequency. If the power to the clock is interrupted for any period of time, when it resumes the clock will automatically set itself.

While clocks that derive their time from NBS already exist commercially, they differ from the one described in this thesis in two important aspects. ${ }^{(2)}$ First, the commercial models are made to be used in a scientific research establishment and therefore are relatively expensive instruments (greater than $\$ 2500$ ). The clock described in this thesis is aimed at the consumer and will be much less expensive. Secondly, most of the commercial models use the 60 KHz WWVB transmission which requires the use of a bulky antenna that must be mounted externally of any structure. The 10 MHz WWV broadcast, the clock described herein uses, can be received on a telescoping whip antenna thus enabling the clock to be made into a self-contained unit.

Because of the daily periodic changes in the ionosphere, only the shortwave frequencies above approximately 10 MHz will propagate over long distances during the day and only the frequencies below about 11 MHz will propagate over long distances at night. Based on the above fact the 10 MHz WWV frequency was chosen for the clock because it is the only WWV frequency that can be received during both the day and night.

### 1.2 WWV Time Code

The coded UTC information is transmitted continuously by WWV. NBS has employed a method of encoding the time of the day and day of the year that requires an entire minute to transmit. ${ }^{(1)}$ Figure 1 shows the envelope used to modulate a 100 Hz subcarrier of WWV. A pulse occurs once each second except the zeroth second of the minute. The leading edge of every pulse coincides with the start of the second and the pulse width determines whether it is a coded zero, one or marker. The pulse width of a coded zero, one and marker is $0.2,0.5$ and 0.8 seconds respectively.

Each minute is divided into six ten-second segments called frames. A marker occurs every tenth second marking the end of the frame. The fifth second of each frame is always a coded zero. Thus only eight seconds of a frame remain to carry coded time information. The eight bits of data contained in these eight seconds will henceforth be referred to as a record. The first record of the minute always consists entirely of zeros. The second record contains the minute information in binary coded decimal (BCD). Note that the first four bits of the record are the units and the last four are the tens of the coded number in binary. The third record contains the hour information encoded the same as the minutes. The remaining three records contain day of the year and time correction data not used by this device. Figure 2 exemplifies the WWV time code, showing the relevant part of the code that would be transmitted beginning at 21:39:00.

WWV broadcasts contain additional information along with the encoded time. Of major interest is a 1 KHz tone burst that occurs at the start of each minute and has a duration of 0.8 seconds.

Figure 1 -- WWV Time Code

Figure 2 -- Example of WWV Coded Time

CHAPTER II
SYSTEM ORGANIZATION

### 2.1 Introduction

A block diagram of the self-setting clock is illustrated in Figure 3. The system is divided into three main parts: the clock, the microprocessor ( $\mu \mathrm{P}$ ), and the receiver and signal conditioning section.

### 2.2 Clock Subsystem

The clock consists of a divider, six counters, a multiplexer, and a display. The counters are connected to count in the typical hours-minutes-seconds fashion. The outputs from the counters are time multiplexed using timing control signals from the divider. The display decodes the multiplexed counter outputs and displays the time information on six multiplexed LED digits.

Time is kept by the clock essentially independent of the rest of the system. A 1 Hz pulse train needed to drive the seconds counters of the clock is obtained by dividing down the signal from a high frequency crystal oscillator. The short term accuracy of this 1 Hz signal is sufficient to keep the clock reasonably precise during intervals when the transmission from WWV is not received.

There are three inputs to the clock that are under $\mu \mathrm{P}$ control: the seconds set, the minutes and hours reset, and the minutes clock. The seconds set allows the $\mu \mathrm{P}$ to set the seconds to one. With the minutes and hours reset input the $\mu \mathrm{P}$ can zero the minutes and hours counters.


For each pulse on the minutes clock input the minutes counters are incremented by one. Sixty pulses on this line will return the minutes counters to zero and increment the hours counters by one. Thus the $\mu \mathrm{P}$ sets the time by serially outputing the time data onto this line.

### 2.3 Receiver and Signal Conditioning Subsystem

The receiver converts the 10 MHz WWV signal down to baseband. The audio output from the receiver is first passed through a highpass filter with a low frequency cutoff of 90 Hz that blocks the large DC component which would overload the next stage. The signal is then amplified to a level acceptable to drive the tone decoders.

Tone decoders employ phase locked loops (PLL) which are known to have the undesirable tendency to lock on to harmonics of the center frequency of the voltage controlled oscillator (VCO). (3) Thus the signal is passed through lowpass filters designed to sufficiently attenuate the harmonics before it reaches to the tone decoders.

A tone decoder is a device which will output a logic signal which state depends on whether a tone within its bandwidth is present at its input. The bandwidth of the tone decoder is made to be very small so essentially it will detect only one frequency. Two tone decoders are needed in this system, one to detect the 100 Hz tone carrying the encoded time and the other to detect the 1 KHz tone that signifies the start of each minute.

### 2.4 Microprocessor Subsystem

The tone decoder outputs are fed into the $\mu$ P's flag inputs. Through the software program, contained in the eraseable programmable
read only memory ( $E-P R O M$ ), the $\mu P$ determines the length of the pulses on the flags, decodes the time information, and outputs this data to the clock. The $\mu \mathrm{P}$ uses a random access memory (RAM) to temporarily store data.

The time encoded on WWV is referenced to the prime meridian, therefore a set of switches are interfaced with the $\mu \mathrm{P}$ through which the time zone correction (in $B C D$ ) can be made. Table 1 shows how the switches should be set for various time zones in the continental United States.

$$
\text { Table } 1 \text {-- Time Zone Setting }
$$

TIME ZONE SWITCHES

| TIME ZONE | (1) | (2) | (3) | (4) | (5) | (6) | (7) | (8) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Eastern Daylight | on | on | off | on | on | on | on | on |
| Eastern Standard | off | on | off | on | on | on | on | on |
| Central Daylight |  |  |  |  |  |  |  |  |
| Central Standard | on | off | off | on | on | on | on | on |
| Mountain Daylight |  |  |  |  |  |  |  |  |
| Mountain Standard | off | off | off | on | on | on | on | on |
| Pacific Daylight |  |  |  |  |  |  |  |  |
| Pacific Standard | on | on | on | off | on | on | on | on |

## CHAPTER III

HARDWARE ORGANIZATION

### 3.1 Analog Hardware Implementation

The analog portion of the system is divided into three major sections: the receiver, filter, and tone decoder. Each section contains a detailed circuit description followed by a schematic diagram of the final circuit.

### 3.1.1 Receiver

After doing extensive research on the design of RF receivers it was decided that the actual receiver design was beyond the scope of this thesis. The system requirements of the receiver are simply that it must receive the 10 MHz WWV signal from a relatively small telescoping antenna and produce a usable baseband signal. Another restriction put on the receiver, and the most difficult to achieve, is that it must use relatively modern and readily available components. A design suggested by the staff of 73 Magazine in their December 1977 edition was the only one found that came close to meeting the design constraints.

A block diagram of the single conversion, superheterodyne receiver is illustrated in Figure 4. The RF amplifier buffers the antenna and provides some signal gain into the tuned circuit. A high Q tuned circuit preceding the mixer passes the 10 MHz WWV signal and attenuates the image frequency which in this case is 9.090 MHz . The 10 MHz signal

Figure 4 -- Receiver Block Diagram
and the 9.545 MHz signal from the crystal oscillator are mixed to produce the sum and difference frequencies of 19.454 MHz and 455 KHz respectively. The IF amplifier amplifies and bandpass filters the 455 KHz signal. It provides the signal with approximately 60 db of gain within the 3 KHz passband. The 455 KHz signal is finally envelope detected, lowpass filtered and presented at the audio output.

The receiver schematic is shown in Figure 5. The three transistors are idential n-channel JFET's. Q1 is the RF amplifier. Q2 and Y1 form the crystal oscillator. Q3 performs as the mixer. The heart of the receiver is the commercially available, prepackaged IF strip which provides most of the gain and filtering to the signal. A diode detector and lowpass filter are contained on the IF strip. The inductor L1 is 30 turns of \#26 wire on a $\frac{1}{4}$ inch form tapped at 15 turns. The antenna is a 51 inch telescoping whip type. The IF transformer and IF module together form J. W. Miller part 8902-B.

### 3.1.2 Filters

The requirements of the lowpass filters are that they must pass the desired tone frequency ( $f_{0}$ ) and sufficiently attenuate its harmonics $\left(2 f_{0}, 3 f_{0}\right.$, etc.). Consider the lowpass transfer function

$$
T_{L P}(s)=\frac{K}{s^{2}+\frac{\omega c}{Q} s+{ }_{\omega}{ }^{2}}
$$

where $\omega_{c}=2 \pi f_{0}$. The normalized $\log$ magnitude of this transfer function is given by:
Audio Output


$$
L M\left[\frac{T_{L P}(j \omega)}{K}\right]=20 \log \left(\left(1-\frac{\omega^{2}}{\omega_{C}^{2}}\right)^{2}+\left(\frac{2 Q}{\omega_{C}}\right)^{2}\right)^{\frac{3}{2}}
$$

Q is choosen to be one so that the filter will not ring and cause spurious outputs from the tone decoder. With $Q$ equal to one the $\log$ magnitude can be evaluated at $\omega=\omega_{c}$ and $\omega=2 \omega_{c}$. When this is done it is found that the log magnitude of the transfer function at $2 \omega_{c}$ is approximately 8 db down from $\omega_{c}$ which was experimentally found to be a sufficient attenuation.

The Sallen and Key lowpass filter in Figure 6 has the transfer function

$$
T_{V}(s)=\frac{\frac{k}{R_{1} R_{2} C_{1} C_{2}}}{s^{2}+s\left(\frac{1}{R_{1} C_{1}}+\frac{1}{R_{2} C_{1}}+\frac{1-k}{R_{2} C_{2}}\right)+\frac{1}{R_{1} R_{2} C_{1} C_{2}}}
$$

where $k=1-\frac{r_{2}}{r_{1}}{ }^{(5)}$ Comparing $T_{V}$ to $T_{L P}$ the design equations are found to be

$$
{ }^{\omega} c=\left(\frac{1}{R_{1} R_{2} C_{1} C_{2}}\right)^{\frac{1}{2}} \quad Q=\frac{\omega_{c}}{\frac{1}{R_{1} C_{1}}+\frac{1}{R_{2} C_{1}}+\frac{1-k}{R_{2} C_{2}}} \quad K=\frac{k}{R_{1} R_{2} C_{1} C_{2}}
$$

Choosing $C_{1}=C_{2}=1$ and $R_{1}=R_{2}$ and substituting into the design equations yields

$$
R_{1}=R_{2}=\frac{1}{\omega_{c}} \quad k=3-\frac{1}{Q} \quad r_{2}=r_{1}\left(2-\frac{1}{Q}\right)
$$

The highpass filter was devised by first designing a Sallen and Key lowpass filter with the desired cutoff frequency ( $\mathrm{f}_{\mathrm{c}}=90 \mathrm{~Hz}$ ) and then making a lowpass to highpass transformation. This transformation

Figure 6 -- Sallen and Key Lowpass Filter
is made by replacing the resistors in the lowpass circuit by capacitors of value $1 / R \omega_{c}$ and replacing the capacitors in the lowpass circuit by resistors of value $1 / C \omega_{c}$ where $\omega_{c}=2 \pi f_{c}$. The highpass filter obtained by this transformation has the same cutoff frequency and rolloff characteristics as its lowpass counterpart.

After determining the nominal element values from the design equations, impedance scaling is used to obtain practical element values. Using this method, an impedance scaling factor is choosen; all of the nominal resistor values are multiplied by this factor and all of the nominal capacitor values are divided by this factor to get the final element values.

The circuit for the filter section is illustrated in Figure 7. The overall gain of the section is adjusted by varying $R_{4}$ to obtain the optimum signal level to drive the tone decoders. The cutoff frequency of the first lowpass filter is 1 KHz and $\mathrm{f}_{\mathrm{c}}=100 \mathrm{~Hz}$ for the second one. The large resistor values, which would be unacceptable for use with 741 op amps, can be used with the CA3140 op amps because of their extremely high input impedance ( 1.5 teraohms).

### 3.1.3 Tone Decoders

A block diagram of a 567 IC tone decoder is illustrated in Figure 8. The 567 consists of a current controlled oscillator (CCO), a phase detector, and a quadrature phase detector (QPD). The CCO and phase detector are connected in a typical phase locked loop (PLL) configuration. When a tone within the PLL's bandwidth (capture range) is present at the input the PLL will go into lock and output a 90 degree phase shifted version of the tone to the QPD. The QPD multiplies the input signal with the output of the PLL and produces a DC voltage which drives the



Figure 8 -- 567 Tone Decoder
output transistor into saturation. If the tone at that input is outside the PLL's bandwidth the QPD will multiply the input with the CCO's center frequency and produce an AC voltage which is effectively shorted to ground by the output filter capacitor and keeps the output transistor in the off state. When the transistor is off no current flows through $R_{L}$ and the output is at a logical high voltage. A saturated transistor has approximately a 0.2 volt drop across it bringing the output down to a logical low voltage.

The CCO's center frequency is set by choosing appropriate values for $R_{0}$ and $C_{0}$. The value of $C_{1}$, the loop lowpass filter capacitor, determines the bandwidth of the PLL. An important design trade-off exists in choosing the value of $C_{1}$. Increasing the value of $C_{1}$ decreases the bandwidth of the PLL which is highly desirable but it also increases the amount of time required to lock on to the signal. Since the leading edge of each of the tone bursts signify the start of a second, the lock-up time should be as short as possible to enable the uP to accurately set the seconds. Another design trade-off appears in determining the value of $C_{2}$ the output filter capacitor. Increasing the value of $\mathrm{C}_{2}$ increases the ability of the tone decoder to reject noise and close out-of-band signals but also increases the turn-off time. The turn-off time is critical when measuring the length of the tone bursts and therefore should be made as short as possible.

A method of obtaining a fast response, narrow band tone decoder is shown in Figure 9. ${ }^{(3)}$ This method utilizes two 567 tone decoders each of which has a wide bandwidth and therefore a fast response. One 567 has a center frequency a little above and the other a little below the desired tone to be detected. The two outputs are OR'ed (logically


Figure 9 -- Fast Response, Narrow Band Tone Decoder


Figure 10 -- Dual Tone Decoder Detection Bandwidth

AND'ed) to produce a tone decoder with a bandwidth equal to the overlap of the individual 567's bandwidths (Figure 10). Note that the OR function is used because of the negative logic outputs of the 567's (i.e. a tone present equals a logic zero).

One small problem with this design is that the bandwidth of the 567's decrease as the signal level decrease below 200 mV . If this should occur there may be no overlap of the two bandwidths causing the desired tone to be rejected. So effort must be made to keep the signal level above this threshold.

Two of these fast response, narrow band tone decoders are used in this system: one to decode the 100 Hz tone and the other for the 1 KHz tone. Each decoder uses an XR 2567 IC which contains two independent 567's. The schematic of the tone decoding section of the system with appropriate component values is illustrated in Figure 11.

### 3.2 Digital Hardware Implementation

CMOS digital logic is utilized throughout the digital portion of the system because of its low power consumption and wider variety of logic functions available on IC's in comparison with other logic families. Although most CMOS logic can operate anywhere in the range from 3 to 18 volts, one IC, namely the E-PROM, requires 5 volts; therefore, to conserve on the number of power supplies, all the logic operates off of 5 volts.

### 3.2.1 Microprocessor

The $\mu \mathrm{P}$ used in this system is the RCA CDP 1802 COSMAC microprocessor. ${ }^{(6)}$ The CDP1802 was selected for the following reasons: CMOS
logic, powerful instruction set, and single power supply. A pin-out of the CDP1802 is provided in Figure 12. The speed of the uP is determined by the frequency of the crystal connected between the CLOCK and $\overline{\text { XTAL }}$ inputs. This frequency was choosen to be $2.097152 \mathrm{MHz}\left(2^{21} \mathrm{~Hz}\right)$ because it is easily divided down to provide a 1 Hz signal for the clock.

Figure 13 shows the circuit for the microprocessor section of the system. Connected to the bi-directional data bus are: a 1024 by 8 bit E-PROM, a 32 by 8 bit RAM, and an interfaced set of switches. Addresses $0000_{16}$ to $03 F F_{16}$ access the E-PROM and $0400_{16}$ to $041 F_{16}$ access the RAM. When addressing memory the $\mu \mathrm{P}$ puts the upper 8 bits of the address on the address lines first. The 40424 bit latch is used to decode the upper part of the address. The three upper address bits needed for this memory structure are latched in the 4042 by the trailing edge of TPA (a timing signal from the $\mu \mathrm{P}$ ).

The state of the switches is read when the $\mu P$ executes an INP 4 instruction. The execution of this instruction causes the N2 line to go high which disables the memory and turns on the 4066 bilateral switches. With the bilateral switches on, the switches S1 to S8 are connected to the data bus. Because of the pull-up resistors on the data bus, when a switch is "off" the data line will be a logical high level. A switch being "on" shorts the data line to ground and puts it at a logical zero level.

The connection of $C_{1}$ and $R_{1}$ to the $\overline{C L E A R}$ control line causes the $\mu \mathrm{P}$ to reset when power is applied to the system.

Figure 12
CDP1802 Pin-Out



Figure 13 -- Microprocessor Circuit Diagram

### 3.2.2 Clock

The block diagram (Figure 14) shows that the clock basically consists of a frequency divider, six counters, a multiplexer, and a display. Two pairs of counters are used to count-by-sixty for the seconds and minutes. The other pair count-by-twenty-four for the hours. Each pair of counters outputs its count onto eight lines in BCD format, four lines for the binary coded "units" digit and four lines for the binary coded "tens" digit. The twenty-four lines, four lines for each of the six digits, from the counters are time multiplexed down to four data lines and three control lines. These seven lines go to the display where the $B C D$ information on the four data lines is converted to sevensegment code which is needed to drive the six multiplexed LED digits.

TPB is a timing pulse output by the $\mu \mathrm{P}$. The frequency of TPB is $262.144 \mathrm{KHz}\left(2^{18} \mathrm{~Hz}\right)$ which is $1 / 8$ the crystal oscillator frequency. TPB is divided down by a 18 stage binary ripple counter to produce the 1 Hz pulse train that clocks the counter and interrupts the $\mu \mathrm{P}$.

The frequency divider circuit (Figure 15) is composed of two 4020's and a 4047. The 4020's are 14 stage binary ripple counters which are connected to produce a 18 stage counter. A pulse from the NO output of the $\mu \mathrm{P}$ will reset the counter to zero. The 4047 is a monostable/astable multivibrator which is programmed (hard wired) to perform as a one-shot with an output pulse width of 250 microseconds. The one-shot is triggered by the trailing edge of the $18^{\text {th }}$ stage output of the counter. The Q output of the one-shot clocks the seconds counter and the $\overline{\mathrm{Q}}$ output goes to the $\overline{\text { INTERRUPT }}$ input on the $\mu \mathrm{P}$. The $4^{\text {th }}, 5^{\text {th }}$, and $6^{\text {th }}$ stage outputs from the ripple counter are used as the control signals by the multiplexer.


Figure 15 -- Frequency Divider Circuit Diagram

The three 4518's in the clock circuit (Figure 16) are dual decade counters. Q4A is connected to Enable B for each of the 4518's so the $B$ counter will increment every time the $A$ counter cycles from 9 to 0. The ANDing of Q2B and Q3B resets both the A and B counters of the seconds and minutes 4518's and clocks the following 4518 to produce the count by sixty function. The ANDing of Q3B and Q2B resets both the A and $B$ counters of the hours 4518 to produce the count by twenty-four function. A pulse on the NO line from the $\mu \mathrm{P}$ will first reset the seconds counters then on the trailing edge increments the seconds $A$ counter to one. The NO line and S3B are ANDed to clock the minutes A counter when the seconds set pulse occurs between the $40^{\text {th }}$ and $59^{\text {th }}$ second. Pulses on the Q line from the $\mu \mathrm{P}$ will also clock the minutes. A pulse on the $\mu$ P's N 1 line will reset both the hours and the minutes.

Four 40518 to 1 multiplexers compose the multiplexer circuit (Figure 17). Only six of the eight lines are used on each of the 4051's. The three control lines come from the frequency divider circuit.

The BCD information on the four lines from the multiplexers is converted to seven segment code by the 4511 in the display circuit (Figure 18). The outputs of the 4511 go through current limiting resistors then on to segment inputs of the multiplexed common-cathode LED display. The 4028 BCD to decimal decoder is used to decode the three control lines. The outputs of the 4028 sequentially turn the transistors on and off and hence the LED digits.


Figure 16 -- Clock Circuit Diagram


Figure 17 -- Multiplexer Circuit Diagram

Figure 18 -- Display Circuit Diagram

## CHAPTER IV

SOFTWARE ORGANIZATION

### 4.1 Introduction

The $\mu P$ operation is controlled by a sequence of instructions (program) stored in the E-PROM. The program was written in COSMAC assembly language and assembled and simulated with the COSMAC Software Development Package on the MSU CDC6500 computer. ${ }^{(7)}$ The object code generated by the cross-assembler was loaded into the E-PROM via a ROM programmer. The Appendix contains the assembly language listing of the uP program.

The $\mu \mathrm{P}$ program contains a number of timing loops where a counter is incremented each time through the loop. The number in the counter is related to a second by the following equation:

1 second $=\frac{\text { clock frequency }}{(16)(\text { No. of instructions in loop) }}=\frac{131072}{\text { No. of instructions in loop }}$

### 4.2 Seconds Set Routine

Figure 19 shows the logic flow of the initial portion of the program. On power-up the $\mu \mathrm{P}$ resets the clock's counters to 00:00:01 and enters the seconds set routine. First the $\mu \mathrm{P}$ waits for the 1 KHz tone and then upon reception enters a timing loop. The timing loop determines whether the 1 KHz tone is the WWV signal or noise triggering the tone decoder. If the 1 KHz tone is present for at least 0.7 seconds and the 100 Hz tone is present for no more than 25 ms during the 0.8


Figure 19 -- Seconds Set Routine
seconds after entering the loop the uP will set the seconds of the clock to one immediately after the next 100 Hz tone is detected. If the above conditions are not met the uP goes back and waits for the next 1 KHz tone to occur. After setting the seconds the $\mu \mathrm{P}$ idles, waiting for an interrupt.

### 4.3 Interrupt Routine

The interrupt routine measures the length of the 100 Hz tone bursts, thus determining if they are coded zeros, ones or markers and stores this information in RAM for future use by the coder routine. The interrupt pulses from the divider circuit, which was synchronized to WWV in the seconds set routine, occurs at the start of each second. Every time an interrupt pulse occurs when the uP is waiting for an interrupt the interrupt routine is executed.

The logic flow of the interrupt routine is illustrated in Figures 21 through 23. The three pieces of information used to ascertain the pulse type are determined by the three timing loops. These three pieces of information are: how long the 100 Hz tone was present during the intervals 0.0 to 0.2 seconds ( ZC ), 0.2 to 0.5 seconds ( $O C$ ), and 0.5 to 0.8 seconds (MC). Table 2 illustrates how the pulse type is determined by the three variables.

Once the pulse type is ascertained the remainder of the routine is devoted to decoding the time information. The data contained in the first three frames of the time code are stored in the three words recordl, record2, and record 3 as shown in Figure 20. The fifth pulse of the frame, which is always transmitted as a coded zero, is used as an error checking, control element. If the fifth pulse is not a coded

Table 2 -- Pulse Type Decoding Method

| $0.0 \mathrm{~s}<\mathrm{ZC} \leq 75 \mathrm{~ms}, 0.0 \mathrm{~s}<0 C \leq 0.3 \mathrm{~s}, 0.0 \mathrm{~s}<M C \leq 0.3 \mathrm{~s}$ | error |
| :--- | :--- | :--- | :--- |
| $75 \mathrm{~ms}<\mathrm{ZC} \leq 0.2 \mathrm{~s}, 0.0 \mathrm{~s}<0 C \leq 0.1 \mathrm{~s}, 0.0 \mathrm{~s}<M C \leq 0.1 \mathrm{~s}$ | ZERO |
| $75 \mathrm{~ms}<\mathrm{ZC} \leq 0.2 \mathrm{~s}, 0.1 \mathrm{~s}<0 C \leq 0.3 \mathrm{~s}, 0.0 \mathrm{~s}<M C \leq 0.1 \mathrm{~s}$ | ONE |
| $75 \mathrm{~ms}<\mathrm{ZC} \leq 0.2 \mathrm{~s}, 0.1 \mathrm{~s}<0 C \leq 0.3 \mathrm{~s}, 0.1 \mathrm{~s}<M C \leq 0.3 \mathrm{~s}$ | MARKER |
| $75 \mathrm{~ms}<\mathrm{ZC} \leq 0.2 \mathrm{~s}, 0.0 \mathrm{~s}<0 C \leq 0.1 \mathrm{~s}, 0.1 \mathrm{~s}<M C \leq 0.3 \mathrm{~s}$ | error |

Figure 20
Bit-Packing of Record



Figure 21 -- Interrupt Routine


Figure 22 -- Interrupt Routine (Continued)


Figure 23 -- Interrupt Routine (Continued)
zero the $\mu P$ goes back to the seconds set routine and waits for the start of the next minute. Because all the pertinent information is obtained in the first thirty seconds of the minute when the third marker is encountered the $\mu \mathrm{P}$ ignores the rest of the time code and executes the coder routine.

### 4.4 Coder Routine

The coder routine sets the hours and minutes with the time information obtained by the interrupt routine. Figure 24 illustrates the logic flow of the coder routine. The BCD time information in record2 and record3 is converted to straight binary and checked to see if it makes sense. The time is corrected for the difference in time zone and finally the clock is set with this information.


Figure 24 -- Coder Routine

## CHAPTER V

## CONCLUSIONS

The purpose of this thesis was the design and construction of an inexpensive, self-contained digital clock that would automatically set itself to the correct time using the WWV transmissions. This objective was attained.

The clock was constructed and tested by the author. The clock has one major problem, it will set the hours and minutes only in the hours between sunset and sunrise. There are two reasons for this problem. Firstly, and most importantly, the receiver is not very sensitive. During the testing of the receiver it was found that one of the transistors in the prepackaged IF module was bad and had to be replaced. There was no cross-reference for the original transistor, so the replacement transistor may not be a very close match and could reduce the gain and selectivity of the IF module. An improvement in the receiver performance may result if the IF module is replaced by a new one. Secondly, the MUF (maximum usable frequency) may not be as high as 10 MHz during the day when this unit was tested (April 1979).

Another section of the clock that could use improvement is the tone decoders. They are too sensitive to variations in the input signal voltage. A receiver with a good AGC (automatic gain control) circuit could remedy this problem. Perhaps a better solution to this problem would be to replace the filters and tone decoders by an analog microprocessor. The analog microprocessor could digitize the analog signal from the
receiver, perform some digital bandpass filtering, and output digital signals indicating if either the 1 KHz or 100 Hz tones are present.

At night, while the clock would reset the seconds almost every minute, the hours and minutes would only set on the average of once every 15 to 20 minutes. This average was improved to once every 5 to 10 minutes when a Hewlett Packard amplifier with a gain of 26 db was inserted between the antenna and the receiver. About once every 20 times the clock set the hours and minutes it would set them to the wrong time. During the day (if the clock had set the previous night) the crystal oscillator kept the clock accurate to the second.

While the prototype of the clock cost about $\$ 150$ in parts, a number of design changes could easily put the cost below $\$ 100$. The whole clock section could be replaced by a single clock integrated circuit. The E-PROM, which is the most expensive IC in the device, could be replaced by a much less expensive mask-programmed ROM. It is the author's belief that a unit similar to this one could be manufactured and sold at the price of a moderately price clock radio.

## APPENDIX

## ASSEMBLY LANGUAGE PROGRAM LISTING

| FL | LOC | COSMAC CCOE | LNNO | SOURCE | LINE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000 | 7100 | 1 | START: | O1S. | Xeros | -.DISABLE INTERRUPTS. |
| F | 0002 | FROO | 2 |  | LDI | A.1(INT) | -.LOAD ADDRESS OF |
|  | 9004 | -1 | 3 |  | PHI | R1 | -.INTERRUPT ROUTINE. |
| F | 0005 | FROC | 4 |  | LOI | A.O(INT) |  |
|  | 0007 | A 1 | 5 |  | PLO | R 1 |  |
|  | 0008 | 63 | 6 |  | CUT | 3 | - -RESET HR•MIN•ANO SEC. |
|  | 0009 | C4 | 7 |  | ACP |  |  |
| F | noca | F9OC | 8 | ONEK: | しつ1 | A.1(REC) | -.LOAD ADORESS OF |
|  | OOOC | ड2 | $\bigcirc$ |  | OHI | R 2. | -.JATA RECORD INTO |
| F | 0000 | F800 | 10 |  | LDI | A.O(REC) | -.tHE $X$ REGISTER. |
|  | OOOF | 42 | 11 |  | PLO | R 2 |  |
|  | 0010 | F800 | 12 |  | LכI |  |  |
|  | 0012 | 52 | 13 |  | STR | R2 |  |
|  | 0013 | H3 | 14 |  | FHI | P. 3 | ..CLEAR SECOND COUNT. |
|  | 0014 | A 3 | 15 |  | PLO | R3 |  |
|  | 0015 | in 4 | 16 |  | PHI | R4 | -.Clear tone received |
|  | 0016 | $A^{4}$ | 17 |  | PLO | R4 | -.COUNT. |
|  | 0317 | ก5 | 18 |  | PHI | R 5 | -.CLEAR 100 HZ RECEIVED |
|  | 0018 | A 5 | 19 |  | PLO | P. 5 | -.CDUNT. |
|  | C019 | F805 | 20 |  | LOI | x-05* |  |
|  | 0018 | A 7 | 21 |  | PLO | R 7 | -.LOAD BIT COUNTER. |
|  | 0010 | F803 | 22 |  | LDI | X0030 |  |
|  | COIE | A8 | 23 |  | PLO | R 8 | -.LOAD MARKER COUNTER. |
|  | 0015 | 3C1F | 24 | LOOP1: | 3N1 | LCOPI | -.UAIT FOR 1 KHZ TONE. |
|  | 0021 | 14 | 25 | OK1: | INC | R4 |  |
|  | 0022 | 13 | 26 | OK2: | INC | R 3 |  |
| F | 0023 | 3000 | 27 |  | BN2 | OK 3 |  |
|  | CO25 | 15 | 28 |  | INC | R 5 |  |
| F | 0026 | 3000 | 29 |  | GR | OK4 |  |
|  | 0028 | 94 | 30 | OK 3 : | GHI | R4 |  |
|  | 0029 | 94 | 31 |  | GHI | R4 |  |
|  | 002 A | 94 | 32 | OK4: | GHI | R4 | -. CHECK FOR MINIMUM |
|  | C02B | FD1E | 33 |  | SOI | X01E | -.tONE RECEIVED COUNT. |
| F | 0020 | 3200 | 34 |  | E2 | RESET |  |
|  | 002 F | 93 | 35 |  | GHI | R3 | -.CHECK TO SEE IF |
|  | 0030 | FD2 2 | 36 |  | SDI | - ${ }^{\text {2 }} 2^{\circ}$ | -.SECOND HAS GONE BY. |
|  | 0032 | 320 A | 37 |  | 62 | ONFK |  |
|  | 0034 | 3421 | 38 |  | B1 | OK1 |  |
|  | 0036 | 3022 | 39 |  | ER | OK2 | ..NO TONE RECEIVED. |
|  | 0038 | 95 | 40 | RESET: | GHI | R 5 |  |
|  | 0039 | F 502 | 41 |  | SDI | X-020 |  |
|  | 0038 | 380A | 42 |  | RL | ONEK |  |
|  | CO30 | 3030 | 43 | LOOP2: | 3N2 | LOOP? | -.WAIT FOR 10OHZ TONE. |
|  | 003 F | E 0 | 44 |  | SEX | RO |  |
|  | 0040 | 61 | 45 |  | OUT | 1 | - -RESET SECONOS. |
|  | 0041 | C4 | 46 |  | NOP |  |  |
|  | 0042 | 7000 | 47 |  | RET. | $\mathrm{x} 00^{\circ}$ | - © ENABLE INTERRUPTS. |
|  | 0044 | CS | 48 |  | IDL |  | -.WAIT FOR INTERRUPT. |
| F | 0045 | F800 | 40 | COCER: | LDI | A.O(REC) |  |
|  | 0047 | A 2 | 50 |  | PLO | R2. |  |
|  | 0048 | 72 | 51 |  | LDXA |  |  |
|  | 0049 | 3AOA | 52 |  | PNZ | ONEK | -.CHECK FOR ZERO FIRST |
|  | 004 B | 8 A | 53 | CDR1: | GLO | RA | -.RECORD. |
|  | 004 C | $A B$ | 54 |  | PLO | RB |  |
|  | 0040 | F80F | 55 |  | LDI | XPOF- |  |
|  | 004 F | F 2 | 56 |  | AND |  | -.GET LOUER 4 BITS CF |
|  | 0050 | AA | 57 |  | PLO | RA | - ${ }^{\text {- }}$ (ECORD. |
|  | 0051 | F8F 0 | 58 |  | LDI | X ${ }^{\circ} \mathrm{FO}^{\circ}$ |  |
|  | 0053 | F2 | 59 |  | AND |  | -.GET UPPER - BITS OF |
|  | 0054 | F6 | 60 |  | SHR |  | - ${ }^{\text {a }}$ ECORD. |
|  | 0055 | 52 | 61 |  | STR | $R 2$ |  |
|  | 0056 | 8 A | 62 |  | GLO | RA |  |



|  | 00A6 | 14 | 124 | INT1: | INC | R4 | ..Increment zero count. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CCA7 | 13 | 125 | INT2: | INC | R3 | ...INCREMENT SECOND COUNT |
|  | 00A8 | 83 | 126 |  | GLO | P. 3 |  |
|  | 0049 | FDCC | 127 |  | SOI | $\chi^{\circ} \mathrm{CC}$ |  |
|  | COAE | 93 | 128 |  | GHI | R 3 |  |
|  | COAC | 7000 | 129 |  | ¢301 | X0:c |  |
| F | JOAE | 3200 | 130 |  | 42 | INT3 | ..ARANCH IF SC = . 2 SEC. |
|  | goro | 35A6 | 131 |  | 82 | INT1 | ..PRANCH IF 100 HZ . |
|  | 0082 | 3047 | 132 |  | PR | INT 2 | ..SIGNAL NOT PRESENT. |
|  | 0284 | 15 | 133 | INT3: | INC | R5 | ..INCREMENT ONE COUNT. |
|  | 0085 | 13 | 134 | INT4: | INC | P3 | ..INCREMENT SECOND COUNT |
|  | 0086 | 83 | 135 |  | gio | R3 |  |
|  | 0087 | F000 | 136 |  | SDI | X-000 |  |
|  | 0089 | 43 | 137 |  | CHI | P 3 |  |
|  | 208a | 7020 | 138 |  | SDBI | - 200 |  |
| F | 009 C | 3200 | 139 |  | F. 2 | Itis | -.bFANCH IF SC = .s SEC. |
|  | OOLE | ? 584 | 140 |  | 52 | IHT3 | ..BRANCH IF 100 hz . |
|  | OOCO | 3085 | 141 |  | ER | INT4 | ..SIGNAL NOT PRESENT. |
|  | $00 C 2$ | 16 | 142 | INT5: | INC | R6 | ..Increment marker count |
|  | SOC 3 | 13 | 143 | INTG: | INC | R3 | ..Increment secono count |
|  | 00 C 4 | 83 | 144 |  | c.lo | R3 |  |
|  | 00 C 5 | F033 | 145 |  | SOI | - $033^{\circ}$ |  |
|  | $00 C 7$ | 93 | 146 |  | GHI | R3 |  |
|  | OOC8 | 7033 | 147 |  | SOBI | - $33^{\circ}$ |  |
| F | COCA | 3200 | 148 |  | ®2 | IdT 7 | ..BRANCH IF SC = - ${ }^{\text {P }}$ SEC. |
|  | OOCC | $35 C 2$ | 140 |  | H2 | 145 | ..SRANCH IF 100 HZ . |
|  | OOCE | $30 C 3$ | 150 |  | BR | INT6 | ..SIGNAL NOT PRESENT. |
|  | 0000 | 87 | 151 | INT7: | GLO | R 7 |  |
| F | 0001 | 3200 | 152 |  | R2 | INTA | ..DO NOT SHIFt If BIT 5. |
|  | 0003 | 96 | 153 |  | GHI | RE |  |
|  | 0004 | FD07 | 154 |  | SDI | $\times 0078$ |  |
| $F$ | 0006 | 3300 | 155 |  | HL | IHT8 |  |
|  | 0008 | F 0 | 156 |  | LDX |  |  |
|  | 0009 | F6 | 157 |  | SHR |  | ..SHIFT RECORD RIGHT |
|  | 000A | 52 | 158 |  | STR | R2 | ..ONE BIT. |
|  | 000B | 94 | 159 | INTA: | GHI | R4 |  |
|  | 000 C | F 005 | 160 |  | SDI | $x^{\circ} 050$ | -.Check for minimum zero |
|  | OODE | 3304 | 161 |  | BGE | ONEK | ..COUNT. |
|  | OOEO | 95 | 162 |  | CHI | R5 |  |
|  | गOE1 | F007 | 163 |  | SDI | -0770 | ..CHECK FOR MINIMUM ONE |
| F | OOE 3 | 3800 | 164 |  | BL | INT? | ..COUNT. |
|  | OOE5 | 96 | 165 |  | GHI | R6 |  |
|  | OOE6 | F007 | 166 |  | SDI | $\times 0070$ | ..check for minimum |
|  | OOE8 | 330A | 167 |  | EL | ONEK | ..Marker count. |
| $F$ | OOEA | C00000 | 168 |  | LbR | F NO |  |
|  | OOED | 87 | 169 | INT9: | GLO | R 7 |  |
|  | ODEE | 320 A | 170 |  | 82 | ONEK | -.Start over if bit 5 |
|  | OOF 0 | 96 | 171 |  | GHI | R6 | ..IS NOT 2ERO. |
|  | COF 1 | F007 | 172 |  | SOI | $\times 0{ }^{\circ}$ | -.Check for minimum |
| F | COF 3 | 3800 | 173 |  | PL | INTA | ...Marker count. |
|  | 00 F5 | F 880 | 174 |  | LOI | B0100000000 |  |
|  | 00F7 | F4 | 175 |  | ADD |  | ..ADD OVE to record. |
|  | OOF 8 | 52 | 176 |  | Str | R2 |  |
| F | 00F9 | C00000 | 177 |  | Lbr | ENO |  |
|  | OOFC | 28 | 178 | INTA: | DEC | Re |  |
|  | OOFD | 88 | 179 |  | GLO | R8 |  |
|  | OOFE | 3245 | 180 |  | H2 | CODER | -.tranch if last marker |
|  | 0100 | 60 | 181 |  | IRX |  | ..START A NEU RECORD. |
|  | 0101 | F805 | 182 |  | LDI | X0050 |  |
|  | 0103 | ${ }^{17}$ | 183 |  | PLO | R 7 | ..load bit counter. |
|  | 0104 | ¢ 0 | 184 | END: | SEX | RO |  |



## REFERENCES

1. Reference for Radio Engineers, 6th edition, Howard W. Sams \& Co., Inc.: Indianapolis, Indiana, 1975, pp. 1.27-1.34.
2. Datametrics, "WWVB Time Synchronizer," Bulletin SP-465, Pamphlet published by manufacturer.
3. Signetics, Digital, Linear and MOS Applications, Signetics Corp.: Sunnyvale, California, 1974, pp. 6.1-6.49.
4. 73 Magazine Staff, "Build a Useful HF Receiver," 73 Magazine, December 1977.
5. Gobind Daryanani, Principles of Active Network Synthesis and Design, Wyley: New York, New York, 1976, pp. 269-276.
6. RCA, User Manual for the CDP1802 COSMAC Microprocessor, MPM-201, RCA Solid State Division: Somerville, New Jersey, 1976.
7. RCA, Timesharing Manual for the RCA CDP 1802 COSMAC Microprocessor, MPM-202, RCA Solid State Division: Somerville, New Jersey, 1976.
