Fault analysis of combinational logic networks