Mixed systolic arrays : a reconfigurable multiprocessor architecture

Full text