

MODULARIZED MULTILEVEL AND Z-SOURCE POWER CONVERTER AS
RENEWABLE ENERGY INTERFACE FOR VEHICLE AND GRID-CONNECTED
APPLICATIONS

By

Dong Cao

A DISSERTATION

Submitted to
Michigan State University
in partial fulfillment of the requirements
for the degree of

DOCTOR OF PHILOSOPHY

Electrical Engineering

2012

ABSTRACT

MODULARIZED MULTILEVEL AND Z-SOURCE POWER CONVERTER AS RENEWABLE ENERGY INTERFACE FOR VEHICLE AND GRID-CONNECTED APPLICATIONS

By

Dong Cao

Due the energy crisis and increased oil price, renewable energy sources such as photovoltaic panel, wind turbine, or thermoelectric generation module, are used more and more widely for vehicle and grid-connected applications. However, the output of these renewable energy sources varies according to different solar radiation, wind speed, or temperature difference, a power converter interface is required for the vehicle or grid-connected applications.

Thermoelectric generation (TEG) module as a renewable energy source for automotive industry is becoming very popular recently. Because of the inherent characteristics of TEG modules, a low input voltage, high input current and high voltage gain dc-dc converters are needed for the automotive load. Traditional high voltage gain dc-dc converters are not suitable for automotive application in terms of size and high temperature operation. Switched-capacitor dc-dc converters have to be used for this application. However, high voltage spike and EMI problems exist in traditional switched-capacitor dc-dc converters. Huge capacitor banks have to be utilized to reduce the voltage ripple and achieve high efficiency. A series of zero current switching (ZCS) or zero voltage switching switched-capacitor dc-dc converters have been proposed to overcome the aforementioned problems of the traditional switched-capacitor dc-dc converters. By using the proposed soft-switching strategy, high voltage spike is reduced, high EMI noise is restricted, and the huge capacitor bank is eliminated. High efficiency, high power density and high temperature switched-capacitor dc-dc converters could be made for the TEG

interface in vehicle applications. Several prototypes have been made to validate the proposed circuit and confirm the circuit operation.

In order to apply PV panel for grid-connected application, a low cost dc-ac inverter interface is required. From the use of transformer and safety concern, two different solutions can be implemented, non-isolated or isolated PV inverter. For the non-isolated transformer-less solution, a semi-Z-source inverter for single phase photovoltaic systems has been proposed. The proposed semi-Z-source inverter utilizes only two switching devices with doubly grounded feature. The total cost have been reduced, the safety and EMI issues caused by the high frequency ground current are solved. For the transformer isolated solution, a boost half-bridge dc-ac micro-inverter has been proposed. The proposed boost half-bridge dc-dc converter utilizes only two switching devices with zero voltage switching features which is able to reduce the total system cost and power loss.

**Dedicated to:
my wife, Ying Ding
and our unborn baby**

ACKNOWLEDGEMENTS

First of all, I would like to thank my advisor Prof. Fang Z. Peng for his insightful comments, strict requirements, and continuous support during my graduate studies. There is a Chinese proverb: “Good pupils are to be brought up by strict teachers”. Thanks to his high standard requirements, I have the chance to reinvestigate the familiar circuits and propose all these new circuits.

I would like to express my appreciation to my committee members, Dr. Joydeep Mitra, Dr. Bingsen Wang, and Dr. Guoming Zhu for their enlightening class, valuable suggestions and serving on my PH.D committee.

I would also like to thank Dr. Zhaoming Qian, my first mentor in power electronics. His guidance and encouragement are always so valuable in the past and in the future. And I also thank so much to my colleagues working at Dr. Qian’s lab in Zhejiang University in China, Fan Zhang, Xinping Ding, Xinke Wu, Liqing Tong, Shuitao Yang Chen Zhao, Huijie Zhao, Naixin Kuang, Lingxiao Xue, for their valuable discussions and helps in both study and life.

I thank so much all the PELab colleagues, especially to Dr. Lihua Chen for his help on understanding IGBT gate drive, Dr. Honnyong Cha, Dr. Yi Huang, Dr. Baoming Ge, Dr. Dan Wang, Dr. Yuan Li, Wei Qian, Xi Lu, Qingsong Tang, for their valuable discussions and priceless help in both study and life.

Finally I would like to especially appreciate my wife Ying Ding with our unborn baby for her unconditional love and support, my parents and grandparents for their care and support. There is no word can express my appreciation to them.

TABLE OF CONTENTS

LIST OF TABLES	x
LIST OF FIGURES	xi
CHAPTER 1 Introduction and Motivation	1
1.1 Background	2
1.1.1 TEG Modules Basic Structures and Potential Automotive Applications	2
1.1.2 TEG Modules Electrical Characteristics	5
1.2 Power Electronic Challenges for TEG	10
1.3 Summary of Previous Works	12
1.3.1 Traditional Step-up DC-DC Converter	13
1.3.2 Switched-Capacitor DC-DC Converter	31
1.4 Outline of Dissertation	37
CHAPTER 2 Zero Current Switching Multilevel Modular Switched-Capacitor DC-DC Converter	41
2.1 Introduction	41
2.2 Proposed Circuit Topology	44
2.3 Operation Principle	48
2.3.1 State I	50
2.3.2 State II	53
2.4 Design Guidelines	56
2.4.1 Capacitance	56
2.4.2 Stray inductance	57
2.4.3 Switching frequency	59
2.5 Power Loss Analysis	59
2.5.1 Power device loss	59
2.5.2 Capacitor conduction loss	60
2.5.3 Total power loss	61
2.6 Simulation and Experiment Results	62
2.6.1 A 150 W four-level ZCS-MMSCC prototype	62
2.7 Conclusion	66
CHAPTER 3 A Family of ZCS Switched-Capacitor DC-DC Converters	68
3.1 Introduction	68
3.2 Proposed ZCS Switched-Capacitor DC-DC Converter Family	72
3.3 Operation Principle	73
3.3.1 ZCS voltage multiplier	74
3.3.2 ZCS voltage doubler	81
3.4 Design Considerations	89
3.4.1 ZCS voltage multiplier	89
3.4.2 ZCS voltage doubler	91
3.5 Simulation and Experiment Results	92
3.5.1 ZCS voltage multiplier	92

3.5.2	ZCS voltage doubler	93
3.6	Conclusion.....	98
CHAPTER 4 Multiphase Multilevel Modular DC-DC Converter for High Current High Gain TEG Application..... 99		
4.1	Background	99
4.2	Introduction	102
4.3	Proposed Circuit and Operation Principles	104
4.3.1	Multiphase ZCS-MMSCC with continuous input current	104
4.3.2	Multiphase ZCS voltage multiplier with continuous input current	105
4.4	Operation Principles.....	110
4.5	Current Ripple Comparison and Power Loss Analysis.....	112
4.5.1	Multiphase ZCS-MMSCC	113
4.5.2	ZCS voltage multiplier type.....	120
4.6	Zero Current Switching Realization Discussion in Different Load and Temperature Situation	121
4.7	Simulation and Experiment Results	122
4.7.1	Improved ZCS-MMSCC with continuous input current	122
4.7.2	Improved ZCS voltage multiplier with continuous input current.....	126
4.8	Conclusion.....	127
CHAPTER 5 Optimal Design Considerations of Multilevel Modular Switched-Capacitor DC-DC Converter 129		
5.1	Introduction	129
5.2	MMSCC Operation Principle and Power Loss Analysis	132
5.2.1	Switching Device Power Loss	134
5.2.2	Capacitor Power Loss	136
5.2.3	Total Power Loss	137
5.3	Optimal Design Considerations	138
5.3.1	Over-damped Case.....	139
5.3.2	Under-damped Case.....	146
5.4	Design Example and Experimental Results	149
5.5	Conclusion.....	152
CHAPTER 6 A Double-Wing Multilevel Modular Capacitor-Clamped DC-DC Converter with Reduced Capacitor Voltage Stress 154		
6.1	Introduction	154
6.2	Proposed Circuit Topology	157
6.2.1	NX DW-MMCCC.....	158
6.2.2	NX ZCS-DW-MMCCC.....	160
6.3	Operation Principles.....	161
6.3.1	4X-DW-MMCCC	161
6.3.2	5X-ZCS-DW-MMCCC.....	165
6.4	Multiphase DW-MMCCC.....	170
6.5	Design Considerations.....	173
6.6	Simulation and Experiment Results	174
6.7	Conclusion.....	178

CHAPTER 7	Zero Voltage Switching Double-Wing Multilevel Modular Switched-Capacitor DC-DC Converter with Voltage Regulation.....	179
7.1	Introduction	179
7.2	Proposed Circuit Description and Basic Operation Principles.....	181
7.3	Soft-switching Operation Principles of the DC-DC Converter Module	189
7.4	Control Strategy	195
7.5	Simulation Results.....	195
7.6	Conclusion.....	200
CHAPTER 8	Z-source and Quasi-Z-source DC-DC Converters for DC Motor Drive and Zero Voltage Electronic Load Applications.....	202
8.1	Introduction	202
8.2	Topology Derivation and Proposed Circuits.....	205
8.3	The DC Operation Modes Analysis	212
8.3.1	Buck Mode with Positive Output($0 < D < 0.5$).....	213
8.3.2	Buck-boost Mode with Negative Output ($0.5 < D < 1$)	216
8.3.3	Zero Output Voltage Mode ($D=0.5$).....	219
8.4	Converter Voltage Gain Analysis	222
8.5	Device Stress Analysis and Passive Components Design Guidelines	226
8.5.1	Switching Device Voltage and Current Stress.....	226
8.5.2	Passive Components Design Considerations.....	231
8.6	Proposed Converter Four-quadrant Operation for DC Motor Drive.....	234
8.7	Quasi-Z-source DC-DC Converter as ZVEL.....	239
8.8	Conclusion.....	242
CHAPTER 9	Low Cost Semi-Z-source Inverter for Single-Phase Photovoltaic Systems..	244
9.1	Introduction	244
9.2	Proposed Semi-Z-source/-quasi Z-source Inverters and Topology Derivations.....	248
9.3	Operating Principle of Semi-Z-source Inverters	250
9.4	Modulation of Semi-Z-source Inverters.....	253
9.5	Device Stress Analysis and Passive Component Design	256
9.6	Topology Expansion and Discussion	264
9.7	Experiment Results	267
9.8	Conclusion.....	274
CHAPTER 10	Low Cost Transformer Isolated Boost Half-bridge Micro-inverter for Single-phase Grid-connected Photovoltaic System.....	276
10.1	Introduction	276
10.2	Proposed Circuit Description and Operating Principle.....	279
10.3	Soft-switching Operation Principles of the DC-DC Converter Module	290
10.4	Control Strategy	296
10.5	Prototype and Experimental Results	296
10.6	Conclusion.....	308
CHAPTER 11	Conclusion and Future works	309
11.1	Contributions.....	309

11.2 Recommendations for Future Works	311
BIBLIOGRAPHY.....	313

LIST OF TABLES

Table 2.1 Required stray inductance according to switching frequency	58
Table 5.1 Circuit parameter examples for power loss analysis.	143
Table 6.1 Comparison of SW-MMCCC and DW-MMCCC	160
Table 6.2 Switching Schemes (Steady State) of DW-MMCCC.	164
Table 6.3 Switching Schemes (Steady State) of ZCS DW-MMCCC.	169
Table 10.1 System specification	297

LIST OF FIGURES

Figure 1.1 PN Thermoelectric modules. (a) Cooling applications. (b) Power generation.	4
Figure 1.2 TEG module configuration.	4
Figure 1.3 Typical TEG module assembly.	5
Figure 1.4 TEG modules around the exhausting pipe	5
Figure 1.5 Heat exchanger configurations	7
Figure 1.6 One TEG module G1-1.4-219-1.14 from Tellurex Corp	7
Figure 1.7 TEG module heating and testing system	8
Figure 1.8 TEG module steady-state testing results	9
Figure 1.9 Electrical equivalent circuit of one TEG module.	9
Figure 1.10 TEG module dynamic test circuit	10
Figure 1.11 TEG module output waveforms	10
Figure 1.12 Traditional boost dc-dc converter.	13
Figure 1.13 Boost converter considering internal resistance.	15
Figure 1.14 Voltage gain vs. duty cycle considering power loss.	16
Figure 1.15 Two-phase interleaved boost dc-dc converter.	17
Figure 1.16 Current ripple cancellation in multiphase boost converters.	18
Figure 1.17 Normalized input current ripple with duty cycle and the number of interleaved phase.	19
Figure 1.18 Two phase interleaved boost converter with active clamp ZCT network.	20
Figure 1.19 Common mode coupled interleaved boost dc-dc converter.	21
Figure 1.20 Differential mode coupled interleaved boost dc-dc converter.	21
Figure 1.21 common mode coupled inductor interleaved boost dc-dc converter with active clamp.	22
Figure 1.22 Three level boost dc-dc converter.	23

Figure 1.23 N-level boost dc-dc converter.	24
Figure 1.24 Multilevel boost dc-dc converter voltage gain curve considering internal resistance.	25
Figure 1.25 Cascaded three level boost dc-dc converter.	26
Figure 1.26 Boost flyback step-up dc-dc converter.	27
Figure 1.27 Improved boost flyback dc-dc converter with capacitor coupling.	28
Figure 1.28 Improved boost flyback dc-dc converter with charge pump.	29
Figure 1.29 Interleaved three coupled inductor boost flyback dc-dc converter	29
Figure 1.30 Ideal voltage gain curve of boost flyback and its improvements.	30
Figure 1.31 Traditional switched-capacitor voltage multiplier.	32
Figure 1.32 Traditional multilevel modular switched-capacitor dc-dc converter.	33
Figure 1.33 Traditional generalized multilevel switched-capacitor dc-dc converter.	34
Figure 1.34 Three level generalized multilevel converter derivation.	35
Figure 1.35 Some other three level generalized multilevel converter derivations.	35
Figure 1.36 Four level switched-capacitor resonant converter main circuit.	37
Figure 2.1 Four-level MMSCC with three modular blocks	43
Figure 2.2 Four-level ZCS-MMSCC with three modular blocks	45
Figure 2.3 proposed ZCS-MMSCC modular block	46
Figure 2.4 ZCS-MMSCC modular block with all the stray inductance.	47
Figure 2.5 Typical waveforms of proposed ZCS-MMSCC	49
Figure 2.6 Operation modes State I S_P is on	50
Figure 2.7 Operation modes State II S_N is on	50
Figure 2.8 Simplified equivalent circuits of state I (a)	51
Figure 2.9 Simplified equivalent circuits of state I (b)	51
Figure 2.10 Simplified equivalent circuits of state II (a)	54

Figure 2.11 Simplified equivalent circuits of state II (b)	54
Figure 2.12 ZCS stray inductance and switching frequency	57
Figure 2.13 Ideal input current waveform	61
Figure 2.14 Simulation waveforms of 150 W four-level ZCS-MMSCC	63
Figure 2.15 Gate drive signal of S_P and S_N	64
Figure 2.16 Voltage and current waveform of S_{P1}	65
Figure 2.17 Zoomed in voltage and current waveforms of S_{P1}	65
Figure 2.18 Measured Efficiency and Calculated Efficiency	66
Figure 3.1 Voltage multiplier	69
Figure 3.2 Multilevel modular switched-capacitor dc-dc converter.	69
Figure 3.3 Generalized multi-level switched-capacitor dc-dc converter.	70
Figure 3.4 ZCS voltage multiplier	72
Figure 3.5 ZCS multi-level modular switched-capacitor dc-dc converter	72
Figure 3.6 ZCS generalized multi-level switched-capacitor dc-dc converter.	73
Figure 3.7 Four-level ZCS voltage multiplier main circuit.	75
Figure 3.8 Ideal waveforms of four-level ZCS voltage multiplier.	76
Figure 3.9 Operation modes state I S_P is on.	77
Figure 3.10 Operation modes state II S_N is on.	77
Figure 3.11 Simplified equivalent circuits of state I	79
Figure 3.12 Simplified equivalent circuits of state II	80
Figure 3.13 ZCS voltage doubler main circuit.	82
Figure 3.14 ZCS voltage doubler topology simplification.	83
Figure 3.15 Ideal waveforms of ZCS voltage doubler.	84
Figure 3.16 Operation modes of state I when S_P is on.	85

Figure 3.17 Operation modes of state II when S_N is on.	85
Figure 3.18 Simplified equivalent circuits of state I	86
Figure 3.19 Simplified equivalent circuits of state II	89
Figure 3.20 Simulation results of 160 W ZCS voltage multiplier.	94
Figure 3.21 Simulation results of 480 W ZCS voltage doubler.	95
Figure 3.22 Simulation results of 480 W ZCS voltage doubler.	96
Figure 3.23 Gate drive signal of ZCS voltage doubler	97
Figure 3.24 Switch voltage and input current waveform of ZCS voltage doubler	98
Figure 4.1. One typical TEG module in a waste heat harvest system with two TE couplers connected electrically in series and thermally in parallel.	101
Figure 4.2. TEG module steady state V/I and P/I characteristics in three different temperature gradient	101
Figure 4.3. Proposed multiphase NX ZCS multilevel modular SC dc-dc converter main structure.	107
Figure 4.4 Four-phase 4X ZCS multilevel modular SC dc-dc converter main structure.	108
Figure 4.5 Proposed ZCS voltage multiplier with continuous input current main circuit	109
Figure 4.6. Ideal waveforms of proposed four-phase 4X ZCS-MMSCC	110
Figure 4.7. Simplified equivalent circuits of state I and II of the first phase with switch S_P turned on.	112
Figure 4.8. Simplified equivalent circuits of state III and IV of the first phase with switch S_N turned on.	112
Figure 4.9. Input current ripple comparison with different phases interleaved.	116
Figure 4.10. Capacitor current ripple, loss and size comparison with different phases interleaved.	117
Figure 4.11. The photo of the prototype of proposed circuit	118
Figure 4.12. Traditional ZCS-MMSCC power loss comparison of input capacitor and other parts.	119

Figure 4.13. Proposed four-phase ZCS-MMSCC and traditional ZCS-MMSCC Efficiency curve comparison.	120
Figure 4.14 Simulation results of a 500 W four-phase 4X ZCS-MMSCC. ($V_{in}=5V$)	124
Figure 4.15 Input voltage, output voltage and switch current waveforms.	125
Figure 4.16 One switch gate-source voltage, drain-source voltage and drain-source current at 650 W.	125
Figure 4.17 Loss break down of the 630 W prototype.	126
Figure 4.18 Simulation results of ZCS voltage multiplier with continuous input current.	128
Figure 5.1. 4X MMSCC with three modules main circuit structure considering the stray inductance. (b) Gate signals of the MMSCC with two switching states.	133
Figure 5.2. Simplified equivalent circuits of 4X MMSCC. (a) Switching state I when S_P is on; (b) switching state II when S_N is on	134
Figure 5.3. MOSFET drain-source voltage and drain current for switching loss analysis.	136
Figure 5.4. The unified equivalent circuit of MMSCC for power loss estimation.	138
Figure 5.5. Simplified equivalent circuit for switching current calculation.	139
Figure 5.6. (a) Normalized switching current with the decrease of capacitance. (b) Normalized switching current with the increase of resistance.	141
Figure 5.7. (a) Normalized switch rms current (r) and turn off current I_{off} versus switching frequency, when $C=160$ mF, $R=2$ m Ω and L_s changed from 10 nH to 2 nH.	144
Figure 5.8. (a) Normalized switch rms current (r) and turn off current I_{off} versus switching frequency, when $C=160$ mF, $R=10$ m Ω and L_s changed from 10 nH to 2 nH.	144
Figure 5.9. (a) Normalized switch rms current (r) and turn off current I_{off} versus switching frequency, when $C=10$ mF, $R=2$ m Ω and L_s changed from 10 nH to 2 nH.	146
Figure 5.10. (a) Normalized switch rms current (r) and turn off current I_{off} versus switching frequency, when $C=10$ mF, $R=10$ m Ω and L_s changed from 10 nH to 2 nH.	146
Figure 5.11 Normalized switch current when switching frequency is smaller than resonant frequency.	148
Figure 5.12 Normalized switch current when switching frequency is the same as the resonant frequency.	148

Figure 5.13 Normalized switch current when switching frequency is larger than the resonant frequency.	149
Figure 5.14 Gate drive signals of S_P and S_N .	150
Figure 5.15 Voltage and current waveforms of S_{P1} .	151
Figure 5.16 Zoomed in voltage and current waveforms of S_{P1}	151
Figure 5.17 Measured and calculated efficiency.	152
Figure 6.1 Single-wing (traditional) NX multilevel modular capacitor-clamped dc-dc converter (SW-MMCCC) main circuit structure.	158
Figure 6.2. Proposed NX-DW-MMCCC main circuit. (a) Odd conversion ratio. (b) Even conversion ratio.	159
Figure 6.3. NX ZCS-DW-MMCCC considering the stray inductance. (a) Odd conversion ratio, (b) even conversion ratio.	161
Figure 6.4. 4X-DW-MMCCC main circuit.	162
Figure 6.5. Two switching states of 4X-DW-MMCCC with different switches turned on.	163
Figure 6.6. Ideal waveforms of 4X-DW-MMCCC.	165
Figure 6.7. 5X-ZCS-DW-MMCCC main circuit.	166
Figure 6.8. Two switching states of 5X-ZCS-DW-MMCCC with different switches turned on.	167
Figure 6.9. Simplified equivalent circuits of state I with switches S_B are turned on.	167
Figure 6.10. Simplified equivalent circuits of state II with switches S_T are turned on.	168
Figure 6.11. Ideal waveforms of 5X-ZCS-DW-MMCCC.	170
Figure 6.12. 3-phase 3X-ZCS-DW-MMCCC main circuit.	171
Figure 6.13. Ideal waveforms of 3-phase 3X-ZCS-DW-MMCCC.	172
Figure 6.14. Simulation results of 500W 3-Phase 3X-ZCS-DW-MMCCC.	175
Figure 6.15. Gate drive waveforms of 500 W 14 V ~ 42 V 3-phase 3X-DW-MMCCC.	176
Figure 6.16. Switching device voltage and stray inductance current waveform.	177
Figure 6.17. Input and output voltage and stray inductance current waveform.	177

Figure 7.1 NX Double-wing multilevel modular switched-capacitor dc-dc converter with odd conversion ratio	182
Figure 7.2 NX-Double-wing multilevel modular switched-capacitor dc-dc converter with even conversion ratio	182
Figure 7.3 3X-DW-MMCCC main circuit structure.	183
Figure 7.4 Ideal waveforms of 3X-DW-MMCCC with phase-shift control.	183
Figure 7.5 Equivalent circuits in each operation modes of the 3X-DW-MMCCC with phase-shift control.	184
Figure 7.6 4X-DW-MMCCC main circuit structure.	187
Figure 7.7 Equivalent circuits in each operation modes of the 4X-DW-MMCCC with phase-shift control.	187
Figure 7.8 Ideal waveforms of 4X-DW-MMCCC with phase-shift control.	189
Figure 7.9 Idealized voltage and current waveforms with ZVS.	190
Figure 7.10 Commutation modes during a half switching cycle. (a) ($t_0 \sim t_1$), (b) ($t_1 \sim t_2$), (c) ($t_2 \sim t_3$), (d) ($t_3 \sim t_4$), (e) ($t_4 \sim t_5$), (f) ($t_5 \sim t_6$), (g) ($t_6 \sim t_7$), (h) ($t_7 \sim$)	191
Figure 7.11 Control block diagram of the DW-MMCCC with phase-shift control.	195
Figure 7.12 Simulation results of 500 W 3X DW-MMCCC with 42 input and three different output voltage. (a) 14 V output. (b) 12 V output (c) 16 V output.	196
Figure 7.13 Experiments results of 500 W 3X DW-MMCCC with 36.8 V input voltage and three different output voltage(a) 12.68 V, (b) 11.6 V (c) 13.4 V.	199
Figure 8.1. (a) Z-source dc-dc converter (a) derived from the voltage-fed ZSI, (b) Z-source dc-dc converter (b) derived from the current-fed ZSI.	206
Figure 8.2. Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with continuous input current.	207
Figure 8.3 Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with continuous input current.	208
Figure 8.4 (a) Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with discontinuous input current.	208
Figure 8.5. Quasi-Z-source dc-dc converters derived from the current-fed qZSI with continuous input current.	210

Figure 8.6. Z-source dc-dc converters derived from the voltage-fed ZSI or current-fed qZSI with discontinuous input current.	211
Figure 8.7 Z-source dc-dc converter of Figure 8.6(b) for dc operation analysis. The voltage and current direction marked in the figure is the reference direction. The real voltage and current direction of this converter will varies in different mode.	213
Figure 8.8 Two switching states of Z-source dc-dc converter in buck mode. (a) switch S2 is on; (b) diode D1(S1) is on.	214
Figure 8.9 Typical waveforms of Z-source dc-dc converter in buck mode ($0 < D < 0.5$). The current and voltage reference direction is according to the marked direction in Figure 8.7.	216
Figure 8.10 Two switching states of Z-source dc-dc converter in buck-boost mode. (a) switch S1 is on; (b) diode D2(S2) is on.	217
Figure 8.11 Typical waveforms of Z-source dc-dc converter in buck-boost mode ($0.5 < D < 1$). The current and voltage reference direction is according to the marked direction in Figure 8.7.	218
Figure 8.12 Two switching states of Z-source dc-dc converter in zero voltage output mode. (a) switch S1 is on; (b) switch S2 is on.	220
Figure 8.13 Typical waveforms of Z-source dc-dc converter in zero output voltage mode ($D=0.5$). The current and voltage reference direction is according to the marked direction in Figure 8.7.	221
Figure 8.14 Two switching states of Z-source dc-dc converter in Figure 8.6(b) considering the inductor power loss and the switch conduction loss. (a) S1 is on, S2 is off. (b) S2 is on, S1 is off.	223
Figure 8.15 Z-source dc-dc converters voltage gain in ideal and non-ideal case considering converter power loss.	225
Figure 8.16. (a) Normalized switch voltage stress of the converter in Figure 8.6(b). (b) Normalized switch voltage stress of the converter in Figure 8.6(a)	228
Figure 8.17. Normalized inductor current of Z-source dc-dc converter in Figure 8.6(b).	229
Figure 8.18. (a) Normalized switch current stress of the converter in Figure 8.6(b). (b) Normalized switch current stress of the converter in Figure 8.6(a)	230
Figure 8.19. (a) Normalized capacitor voltage ripple of Z-source dc-dc converter in Figure 8.6(b). (b) Normalized inductor current ripple of Z-source dc-dc converter in Figure 8.6(b)	233
Figure 8.20 Four quadrant operation of DC motor	235

Figure 8.21 (a)Z-source dc-dc converter in the first quadrant operation mode. ($0 < D < 0.5$, $E < V_o$). (b) Z-source dc-dc converter in the fourth quadrant operation mode. ($0.5 < D < 1$, $ E > V_o $)	236
Figure 8.22. Experiment waveforms of the proposed converter shown in Figure 8.7(b) operated at quadrant 1 ($0 < D < 0.5$).	237
Figure 8.23. Experiment waveforms of the proposed converter shown in Figure 8.7(b) operated at quadrant 4 ($1 > D > 0.5$).	238
Figure 8.24 ZVEL testing system using quasi-Z-source dc-dc converter.	240
Figure 8.25 quasi-Z-source dc-dc converter as ZVEL experiment verification circuit.	241
Figure 8.26 Testing current and duty cycle relationship when testing voltage is zero.	241
Figure 8.27. Experiment waveforms of the quasi-Z-source dc-dc converter as ZVEL.	242
Figure 9.1. Z-source and quasi-Z-source dc-dc converters with discontinuous voltage gain, as shown in Figure 9.3(a).	249
Figure 9.2. Z-source and quasi-Z-source dc-dc converters with continuous voltage gain, as shown in Figure 9.3(b).	249
Figure 9.3. Voltage gain curve of Z-source and quasi-Z-source dc-dc converters as shown in Figure 9.1 and Figure 9.2.	250
Figure 9.4 Proposed single-phase semi-Z-source inverters, (a) semi-Z-source inverter, (b) semi-quasi-Z-source inverter.	250
Figure 9.5. Duty cycle operation region of proposed semi-Z-source inverters (solid red line).	252
Figure 9.6 Semi-quasi-Z-source operation modes in one switching period. (a) State I S1 is on, (b) State II S2 is on.	253
Figure 9.7 Traditional single-phase Z-source H-bridge inverter and its modulation method	254
Figure 9.8. Proposed modified SPWM method for semi-Z-source inverters.	255
Figure 9.9 The duty cycle operation region of semi-Z-source inverters when the modulation index is equal to 1.	256
Figure 9.10 Normalized device voltage stress. (a) versus D; (b) versus M and ωt .	257
Figure 9.11 Normalized device current stress. (a) versus D; (b) versus M and ωt .	259
Figure 9.12 Normalized capacitor C1 voltage stress. (a) versus D; (b) versus M and ωt .	261
Figure 9.13 Normalized inductor L1 current stress. (a) versus D; (b) versus M and ωt .	262

Figure 9.14 Normalized capacitor C1 voltage ripple and inductor L1 current ripple versus M and ωt .	263
Figure 9.15. Two-phase semi-quasi-Z-source inverter.	265
Figure 9.16. The modified reference signal for two-phase semi-quasi-Z-source inverter with higher output voltage.	265
Figure 9.17 Other single-phase semi-quasi-Z-source inverter topologies derived from the current-fed quasi-Z-source inverter topology.	266
Figure 9.18 Device gate-source voltage, drain-source voltage, output voltage and output current.	270
Figure 9.19 Capacitor C1 voltage, inductor L1 current ,output voltage and output current.	271
Figure 9.20 Two switching devices drain-source voltage and output current.	271
Figure 9.21 Input voltage, capacitor C1 voltage, output voltage and output current.	272
Figure 9.22 Output voltage and current waveform with load step change from half power to full power	273
Figure 9.23 Measured efficiency curve.	274
Figure 10.1 Proposed boost half-bridge micro-inverter main circuit structure.	281
Figure 10.2. Primary referred equivalent circuit of the dc-dc converter	284
Figure 10.3. Idealized voltage and current waveform of transformer.	284
Figure 10.4 Output power P_o versus phase shift angle α with different the leakage inductance L_S , duty cycle D , and switching frequency f_s .	288
Figure 10.5 Commutation step diagrams during a switching cycle.	292
Figure 10.6. Waveforms and switching timing one switching cycle.	295
Figure 10.7 Output inductor current ripple with the change of output voltage angle with different modulation index.	298
Figure 10.8. System control block diagram.	299
Figure 10.9 (a) complimentary gate drive voltage of the primary two switches. (b) S2 gate-source and drain-source voltage with transformer current. (c) Zoomed in switch S2 ZVS turn on.	301
Figure 10.10 (a) Transformer input voltage, output voltage and current waveforms. (b) secondary side diode voltage and transformer current waveforms. (c) Low dc-link voltage, high dc-link voltage and transformer current.	303

Figure 10.11 Input voltage, current, and the output voltage, current waveforms.	304
Figure 10.12 Input and output waveforms with MPPT of the PV micro-inverter system under solar irradiance change (from partial shading to $880 \text{ W} / \text{m}^2$ at $50 \text{ }^\circ\text{C}$).	305
Figure 10.13 (a) Measured efficiency of the dc-dc converter according to the PV curve (b) PV panel output power versus voltage	305
Figure 10.14 Measured efficiency at three different PV panel voltage (constant current region@30 V, maximum power point@40 V, constant voltage region@50 V) (a) Boost half-bridge dc-dc converter efficiency (b) Total micro-inverter system efficiency.	306
Figure 10.15 Prototype picture of the proposed micro-inverter.	307

CHAPTER 1

Introduction and Motivation

Due the energy crisis and increased oil price, renewable energy sources are used more and more widely for automotive and residential application.

Thermoelectric generation (TEG) modules are solid state energy conversion device that can convert the temperature gradient into electricity or vise versa. TEG has quiet, compact, harsh environmental tolerance features; it has been used in deep space satellite application for many years. The cost and the thermo energy conversion efficiency are the major barriers that limit its application. The energy conversion efficiency of TEG modules has been increased significantly due to the newly developed materials recently. Therefore, utilizing TEG modules in hybrid electric vehicle has drawn more attentions of automotive industry recently. However, to utilize TEG modules in the automotive industry, several challenges need to be solved. Because of the inherent low output voltage and high output current characteristics of high efficient TEG modules, special dc-dc converter interface is required for the automotive applications such as battery charging. This dissertation will first concentrate on proposing and developing a high efficiency, high power density, high input current, high voltage gain step-up dc-dc converter as the interface circuit for TEG modules in automotive application.

Photovoltaic (PV) cells are also solid state energy conversion device than can convert the sun radiation into electricity. The output voltage and power of PV panel will change according to the sun radiation and temperature. In order to apply PV panel for residential application, a low cost dc-ac inverter interface is required. For the traditional full bridge inverter, the total device cost is relatively high, and the ground current caused by the parasitic capacitance of PV panel will cause

safety and EMI issue. Therefore, a low cost PV inverter with doubly grounded features is necessary for residential application. This dissertation will then concentrate on proposing and developing a semi-Z-source inverter for single phase photovoltaic systems. The proposed semi-Z-source inverter utilizes only two switching devices with doubly grounded features, which is appropriate for residential application. This semi-Z-source inverter can also be used as a dc-dc converter for dc motor drive and zero voltage electronic load.

The following discussion starts with the background information introduction of TEG modules, literature review of the traditional step-up dc-dc converters and their application limits for the automotive application, conventional switched-capacitor dc-dc converters for automotive applications, and their limitations.¹

1.1 Background

1.1.1 TEG Modules Basic Structures and Potential Automotive Applications

Thermoelectric modules (thermoelectric devices) are solid state devices that can convert thermal energy from a temperature gradient into electric energy as power generators or vice versa (convert electrical energy into a temperature gradient across the modules) for cooling

¹ This chapter was presented in part at the 39th IEEE Power Electronics Specialists Conference, Island of Rhodes, Greece, Jun.15-19, 2009

applications [1]. Unlike the thermocouples used for temperature measurement, the TEG modules can generate enough electricity for many applications [2]. Compared to other energy conversion methods, TEG modules are reliable without any noise or vibration and are attracting more attention as renewable energy sources where temperature gradients are available. Because of the low efficiency and cost issues, previously the TEG modules have been restricted to special applications, such as powering the onboard electronics of a satellite in deep space, and providing electricity from nuclear heat for a submarine in deep waters [3, 4]. Recently, due to environmental concern and global warming issues, TEG modules have received more attention as a method to convert wasted heat to electricity. For example, converting the waste heat from the exhausting pipe of automobiles to power accessory electric loads such as air conditioner in a vehicle or put the energy back to the wheel to increase efficiency [3, 4]. Many new materials have also been developed to increase the heat to electricity conversion efficiency of TEG modules [5-7].

Thermoelectric modules consist of p -type and n -type semiconductors connected electrically in series and thermally in parallel as shown in Figure 1.1 and Figure 1.2 [8]. Figure 1.1(a) shows a pn module used for cooling applications while (b) shows the same device being used for power generation. By the Seebeck effect, heat flow through this thermoelectric material will tend to move the charge carriers in the same direction as the heat flow. As shown in Figure 1.2, TEG modules for power generation usually consist of an array of $2N$ pellets (n - and p - type semiconductor thermoelements) that make up N thermoelectric couples thermally in parallel and electrically in series to achieve high output voltage and high power [8]. Usually these pellets are connected by high conductive metal strips and sandwiched between thermal conducting while

electrically insulating metalized ceramic plates. The pellets, tabs and substrates thus form a layered assembly, which is shown in the Figure 1.3 [9].




Figure 1.1 PN Thermoelectric modules. (a) Cooling applications. (b) Power generation.




Figure 1.2 TEG module configuration.




Figure 1.3 Typical TEG module assembly.

(For interpretation of the references to color in this and all other figures, the reader is referred to the electronic version of this dissertation)

By adding TEG modules around the car exhausting pipe, the waste heat energy can be converted into electricity shown in Figure 1.4 The new developed materials for TEG modules has about 10% electricity conversion efficiency, which means 10% waste heat energy can be converted into electricity. In this case, more than 5% of fuel can be saved. The generated electricity by the TEG modules is around 500 W~ 1kW in some big truck. And this depends on how many TEG modules are put around the exhausting pipe.




Figure 1.4 TEG modules around the exhausting pipe

1.1.2 TEG Modules Electrical Characteristics

In order to apply TEG modules to automotive application, electrical characteristics of TEG modules has to be modeled.

At present, the power conditioning technology was majorly based on the high frequency switching DC-DC converter design, with high frequency (50 KHz~1 MHz) switching device (MOSFET, IGBT etc.) used. So the high frequency characteristics and dynamic response of TEG module are becoming major concerns in the outside power conditioning circuit design. In order to design a suitable switching dc-dc converter special for the TEG module usage, the high frequency electrical characteristics of TEG module in steady state and in transient procedure have to be known. In the following parts, a method will be proposed to test the TEG module outside electrical characteristics in steady state and in transient procedure, and a high frequency electrical model will be put forward to help design the switching power supply DC-DC converter.

To characterize TEG modules, a heat exchanger capable of outputting 100 W electrical power was designed and fabricated. Figure 1.5 shows the decomposed structure of the heat exchanger. Heat elements are distributed evenly within the hot plate to generate a uniform hot side temperature. A total of twenty TEG modules, G1-1.4-219-1.14, from Tellurex Corp. shown in Figure 1.6 [10], are installed on both sides of the hot plate, ten pieces on the top of the hot plate and ten pieces on the bottom of it. Two radiators are clamped on both sides to cool the TEG modules' cold surface. When a temperature gradient exists between the hot plate and the radiator, electric power is generated by the TEG modules as a result of heat flow through them. Thermal couple was used as temperature sensor that was installed in the hot plate and the heat sink to monitor the temperature between hot side and cold side during the tests.




Figure 1.5 Heat exchanger configurations




Figure 1.6 One TEG module G1-1.4-219-1.14 from Tellurex Corp

Figure 1.7 shows the TEG module heating and testing system flowchart. And this system was used to measure the steady-state and dynamic response of TEG modules. By taking advantage of thermo-coupler as the temperature sensor, a temperature PID controller can be used to adjust a solid state contactor to control the power flow from the AC power supply to the heating elements of the TEG modules. And in this way, the temperature of the hot plate accurately controlled. By using this temperature close loop control, stable hot plate temperature could be achieved when the steady state and dynamic response of TEG modules are tested.




Figure 1.7 TEG module heating and testing system

Figure 1.8 shows the measured steady-state electrical output characteristics of a single TEG module. Three thermal conditions were tested and the V-I curves are plotted. During tests, the heat exchanger hot plane temperature is controlled to 150°C, 115°C, 79°C; the heatsink temperature are 27°C, 29°C, and 31°C, respectively. From the three curves shown in Figure 1.8, the internal resistances of the TEG modules under those thermal conditions are calculated and are 3.5Ω, 3.9Ω, and 4.2Ω, respectively. The maximum power output of a single module at 150 °C is about 4.5 W. From the plotted V-I curve of the TEG module, the TEG module can be modelled as a ideal voltage source with internal resistance shown in Figure 1.9




Figure 1.8 TEG module steady-state testing results




Figure 1.9 Electrical equivalent circuit of one TEG module.

Figure 1.10 shows the test circuit of the electrical characteristics of the TEG module's dynamic behaviors. Figure 1.11 shows the captured single TEG module output voltage and

current waveforms. Test results reveal that the TEG module has a very fast dynamic response and it will not influence the converter design. Because the TEG module output current can increase in the range of nanoseconds and the switching speed of DC-DC converter is usually in the range of 50K~1MHz, the switching period will be 1us~20us. So, the ideal voltage source with the internal resistance model can represent the TEG steady state and dynamic model very well.




Figure 1.10 TEG module dynamic test circuit




Figure 1.11 TEG module output waveforms

1.2 Power Electronic Challenges for TEG

Initially, the TEG module output voltage and power will change distinctly with the temperature gradient, which means it cannot output stable voltage or constant current. In order to utilize the TEG modules as the power source, a power conditioning circuit as interface between the TEG module and loads is needed. In order to solve this problem, the electrical characteristic of the TEG module should be modeled for circuit analysis and design. Some modeling method has been previously proposed [11]. Some DC-DC converter circuits have been investigated to output stable voltage and improve the TEG module power condition for more applications [12, 13]. And some control methods such as Maximum Power Point Tracking (MPPT) and constant voltage control have also been investigated to apply to the TEG module [14]. The TEG modules have also been used for battery charging applications reported in [15].

Moreover, due to the inherent characteristics of the materials making TEG modules, bigger pellets with larger heat conduction areas can produce high output current with the same output voltage compared to the smaller pellets with smaller conduction areas [5, 7, 8]. At the same time, by using the same amount of materials to manufacture TEG modules, it is much easier to manufacture bigger pellets. That means, in order to output the same amount of power, it is much easier to produce a TEG module with low output voltage and high output current than a low output current and high output voltage version. The reliability and the total heat-electricity conversion efficiency of the high output current and low output voltage module is also much higher than the low output current and high output voltage version, because the latter one needs more small pellets in series. By putting more pellets in series means more electric connectors are needed, which will cause the increase of the internal resistance of the whole TEG module, and the reliability of the whole module will also reduce accordingly. Therefore, the low output voltage with high output current TEG modules are preferred in the manufacturing process and

application. And this features add special challenges to the power electronics interface circuit design. Following provides the power electronics circuit requirements for the TEG module interface and some challenges in the circuit design for automotive application:

TEG module interface circuit requirements:

- Maximum power point tracking control
- Constant output voltage or current control

TEG module interface circuit design challenges for automotive application

- Low input voltage
- High input current
- High voltage conversion ratio
- High temperature operation
- High efficiency
- Small size

Among these challenges, the low input voltage, high input current, and high voltage conversion ratio are the requirements from TEG modules, and high temperature operation and small size are the features preferred by the automotive application. And high efficiency is always a preferred feature.

In order to meet all these requirements, traditional step-up dc-dc converter with a transformer or coupled inductor for high voltage conversion ratio applications are reviewed in the following discussions. Switched-capacitor dc-dc converter topologies for the automotive application are also summarized; drawbacks of each circuit are addressed.

1.3 Summary of Previous Works

1.3.1 Traditional Step-up DC-DC Converter

Traditional step-up dc-dc converter utilizes the inductor charging and discharging to boost the voltage. We will discuss the basic step-up circuit topology from the very beginning to the improvements of them proposed recently.

1.3.1.1 Boost dc-dc converter

Figure 1.12 shows the traditional boost dc-dc converter. There are several benefits of the traditional boost converter. The structure of the traditional boost converter is simple. There are only one switch S , one diode D_o , one inductor L , and one capacitor C_o . The control and gate drive of this circuit is also very simple, only one switch needs to be controlled and gate drive shares the same ground with the input voltage source. The input current ripple is small; the total cost of the circuit is also relatively low. Because of these good features of traditional boost circuit, it has more and more applications in normal dc-dc step-up applications with voltage gain less than three and power factor correction (PFC) circuit [16, 17].




Figure 1.12 Traditional boost dc-dc converter.

Theoretically, the traditional boost dc-dc converter has infinite voltage gain, but considering the internal resistance of switch and inductor, the voltage gain of the boost converter is limited [18]. Figure 1.13 shows the boost converter circuit configuration considering the internal resistance of the inductor R_L . Actually, R_L is also can be considered as the whole circuit power

loss equivalent resistance. By considering the internal resistance of the boost converter, the new voltage gain can be expressed as follows:

$$V_{gain} = \frac{V_o}{V_{in}} = \frac{1}{(1-D)\left(1 + \frac{R_L}{R_o(1-D)^2}\right)} \quad (1.1)$$

Figure 1.14 shows the voltage gain curve vs. duty cycle considering the internal equivalent resistance describe as equation (1.1). With the increase of the equivalent resistance to the load resistance ratio, the voltage gain of the boost converter reduced accordingly. When the $R_L / R_o = 0.01$, which means the total power loss of the converter is 1%, the boost converter can achieve five times voltage gain. In the real application, the equivalent resistance is usually larger the 1%, which means for a regular boost converter, it is nearly impossible to achieve a voltage gain higher than five.

In order to solve the hard switching problem of the traditional boost converter and reduce the switching loss and solve the reverse recovery problem of the diode. Some soft switching strategies have been proposed [19-23]. Adding an active clamp circuit or passive clamp circuit to achieve the soft switching of the main switch can reduce the switching loss and improve the converter efficiency. The diode reverse recovery current is also restrained effectively. But these improvements are only for the boost converter in regular applications. The voltage gain of these converters is not improved.

Moreover, if the power rating of the boost converter is increased, or if the input current rating is increased, a huge inductor with high current rating has to be used; more devices have to be put in parallel to meet the current rating requirements. However, because of the negative temperature coefficient of the diode and IGBT, when many devices are paralleled together, the current will not equalize with each other. Some of the devices may flow more and more current than others

until burn out. Therefore, In order to increase the input current rating of the boost converter, interleaving strategy has to be used.

1.3.1.2 Interleaved boost dc-dc converter

Interleaved boost dc-dc converter are proposed to increase the input current rating and power rating of the boost converter [24-31]. Figure 1.15 shows the two-phase interleaved boost dc-dc converter with higher input current rating. By the interleaving several phase of boost converter together, the current can be shared with each phase equally automatically, the input current ripple could also be reduced significantly. The converter dynamic response could be increased. The input inductor size could also be reduced accordingly [29, 32-35]. Figure 1.16 shows ripple reduction effect as a function of duty cycle [34]. For an N-phase boost dc-dc converter, the current ripple cancellation effect K_I can be qualified as:

$$K_I = \frac{\Delta I_L}{\Delta I_{LS}} = \frac{N(D - \frac{m}{N})(\frac{m+1}{N} - D)}{D(1-D)} \quad (1.2)$$

where $m = \text{floor}(ND)$ is the maximum integer that does not exceed the ND . N is the number of phase interleaved together, and D is duty cycle. At some of the duty cycle point, the current ripple of multi-phase boost converter can be eliminated.




Figure 1.13 Boost converter considering internal resistance.




Figure 1.14 Voltage gain vs. duty cycle considering power loss.

For a traditional boost dc-dc converter, the current ripple can be expressed by:

$$\Delta I_{LS} = \frac{V_{in}D}{Lf_S} \quad (1.3)$$

where V_{in} is the input voltage, L is the inductance value, f_S is the switching frequency and ΔI is the current ripple. The current ripple is poor when a very large duty cycle is present. The large duty cycles further increase the input current ripples by increasing the individual inductor current ripples, as can be seen from equation (1.3). Substituting equation (1.3) into equation (1.2), the magnitude of the output current ripples for multiphase boost converters can be easily derived, as follows:

$$\Delta I_L = K_I \Delta I_{LS} = \frac{V_{in}}{Lf_S} \frac{D(1 - \frac{m}{N})(\frac{m+1}{N} - D)}{D(1-D)} \quad (1.4)$$

By setting $\frac{V_{in}}{Lf_S}$ equal to 1, we can derive the normalized input current ripple equation. Figure

1.17 shows the relationship of normalized input current ripple curve with duty cycle and number of phase interleaved in equation (1.4). It can be shown from the curve that, even for the four-phase interleaved boost dc-dc converter, the best operation point is around 0.75 duty cycle. When the duty cycle is increased for the high voltage gain application, the input current ripple will increase accordingly. And the benefits of the interleaved strategy will disappear too. Besides, for the traditional interleaved boost dc-dc converter, the main switches still switch with hard switching, the switching loss of the main switch is still quite huge, and the diode also have sever reverse recovery problem. And the efficiency of the whole converter is low.

In order to increase the efficiency of the interleaved boost dc-dc converter, reduce the switching loss and solve the voltage spike problem of the diode caused by the diode reverse recovery. Some soft-switching strategy has been proposed [36].




Figure 1.15 Two-phase interleaved boost dc-dc converter.




Figure 1.16 Current ripple cancellation in multiphase boost converters.




Figure 1.17 Normalized input current ripple with duty cycle and the number of interleaved phase.

Figure 1.18 shows the two-phase interleaved boost converter with an active clamp resonant zero current transition (ZCT) network [36]. By using an active switch with an inductor and a capacitor, the main switch can achieve zero current turn on using critical conduction mode. Zero current and zero voltage during turn off can be achieved using the resonant network. In this case the main switch voltage stress is reduced. The output diode reverse recovery problem can also be solved using the resonant network. However, in order to maintain the critical conduction operation, switching frequency has to be changed accordingly. This will obviously increase the control complexity and increase difficulty of the EMI filter design




Figure 1.18 Two phase interleaved boost converter with active clamp ZCT network.

Using coupled inductor for the interleaved boost dc-dc converter can reduce the inductor size, and achieve the main switch zero current switching and suppress the diode reverse recovery current [29, 31-33, 35, 37-40]. There are two different coupling method, common mode coupling and differential mode coupling shown in Figure 1.19 and Figure 1.20. Both method could realize the zero current turn on of the main switch, and solve the reverse recovery problem of output diode. The common mode coupled method could reduce the current ripple of main switch, and reduce the conduction loss of the switch. But the main switch turn off at hard switching, which will have high switching loss. The differential mode coupled method has larger current ripple, because the circuit operates at discontinuous mode. This will increase the conduction loss of the main switch. But the main switch can achieve zero current switching when the switch turns off. These two different coupling methods have their own features, and which coupling method should be chosen depends on the specific application and circuit design trade off.




Figure 1.19 Common mode coupled interleaved boost dc-dc converter.




Figure 1.20 Differential mode coupled interleaved boost dc-dc converter.

In order to maintain the low conduction loss features of common mode couple interleaved boost dc-dc converter and overcome the hard switching turn off problem. An active clamp soft switching strategy has been proposed recently [31, 41-43]. Figure 1.21 shows the common mode coupled inductor interleaved boost dc-dc converter with active clamp circuit. By using two active clamp switches, the main switch can achieve zero voltage turn off. The introduction of the active

clamp switch also reduces the voltage stress of the main switch. The active clamp switch can achieve zero voltage turn on and turn off, no inductor need to be added too. The control and gate drive of the active clamp switch is also easy to implement. This circuit is suitable for regular voltage boost operation with normal voltage gain.




Figure 1.21 common mode coupled inductor interleaved boost dc-dc converter with active clamp.

The interleaved boost dc-dc converter can increase the input current rating and the converter power rating effectively. The input current ripple can be reduced significantly by choosing proper duty cycle and the number of interleaved phase. By using the coupled inductor strategy, the inductor size can also be reduced. However, the interleaving technique does not increase the converter voltage gain; other techniques have to be used to increase the converter conversion ratio.

1.3.1.3 Multilevel boost dc-dc converter

In order to reduce the voltage stress of main switch and increase voltage gain of the boost converter. Three-level boost dc-dc converter and N-level boost dc-dc converter are proposed [44-49]. Figure 1.22 shows the three-level boost dc-dc converter. Figure 1.23 shows the N-level dc-

dc boost converter. In the high voltage output application, using multilevel structure can reduce the voltage stress of each switch, where low voltage devices could be used.




Figure 1.22 Three level boost dc-dc converter.

However, by using the multilevel structure will not increase the voltage gain of the converter assuming $\frac{R_L}{R_o}$ is the same. In reference [48], the voltage gain equation considering the influence of R_L has been mentioned as follows:

$$V_{gainN} = \frac{1}{\frac{1-D}{N_L} + \frac{N_L}{1-D} \frac{R_L}{R_o}} \tag{1.5}$$

Where N_L is number of levels.




Figure 1.23 N-level boost dc-dc converter.

Figure 1.24 shows the voltage gain curve by change number of level and duty cycle described in equation (1.5) assuming $\frac{R_L}{R_o} = 0.01$. It can be seen from the curve that, with the increase of number of levels, the maximum voltage gain will not change. The duty cycle of maximum output voltage has been reduced, which will increase the dynamic response of the converter.




Figure 1.24 Multilevel boost dc-dc converter voltage gain curve considering internal resistance.

In order to achieve high efficiency, and minimize the switching loss, several soft-switching strategies have been proposed by adding an auxiliary circuit [50-52]. However, because of the inherent characteristics of multilevel boost converter, the voltage gain of the converter is not increased, and not suitable for high voltage gain application. By cascading multilevel boost converter, some other converter topologies have been proposed [53]. Figure 1.25 shows the cascade three level boost dc-dc converter. By cascading two boost dc-dc converters together, the voltage conversion ratio is doubled obviously, and the device voltage stress of the first stage is reduced, the device current stress of the second stage is also reduced. However, the cascaded boost converter needs two sets of power devices, two inductors, and two sets of control circuits.

The control signal of the two different control chips has some difference, the total system may have stability problem [54, 55].




Figure 1.25 Cascaded three level boost dc-dc converter.

The multilevel boost dc-dc converters reduce the device voltage stress by using multilevel technique, but the voltage gain is not increased as expected considering the internal resistance. In order to increase the voltage gain of the boost converter, other techniques, such as coupled inductor have to be used.

1.3.1.4 Coupled inductor boost dc-dc converter

Flyback transformer actually is a coupled inductor. If the circuit does not require the isolation, a non-isolated flyback transformer or coupled inductor could be used. By adding a non-isolated flyback dc-dc converter with a boost converter. A high voltage gain coupled inductor boost dc-dc converter can be derived [56-63]. Figure 1.26 shows the boost flyback step-up dc-dc converter.

The output voltage is the sum of a flyback converter which consists of L1/L2, D1, C1 and S, and a boost converter which consists of L1, S, D2, and C2. Since the flyback output is $V_o = V_{in} \frac{nD}{1-D}$

and boost output is $V_o = V_{in} \frac{1}{1-D}$, the total output voltage is $V_o = V_{in} \frac{1+nD}{1-D}$. Here, n is the

turns ratio between the secondary and primary, and D is the switch duty cycle. When the switch S is turned on, the energy is stored in L_1 , and when S is turned off, the energy is released to charge both C_1 and C_2 through diodes D_1 and D_2 . The problem is when S turns on these diodes need to be turned off, and a parasitic capacitance across D_1 and the leakage inductance can cause severe ringing and additional voltage stress on D_1 .




Figure 1.26 Boost flyback step-up dc-dc converter.

In order to solve the diode voltage spike problem of boost flyback step-up dc-dc converter, some other topologies have been proposed using capacitor coupling or charge pump circuits [63-67]. Figure 1.27 shows the improved boost flyback dc-dc converter with coupling inductor between the primary side and secondary side of the transformer. A diode is added between boost output and secondary of the flyback winding to circulate the energy, as shown in Figure 1.27. The added capacitor, C_1 , stores the energy when the switch S is turned on and maintains a constant voltage related to the turns ratio n , duty cycle D , and input voltage V_{in} . During switch-off state during which D_1 and D_3 conduct, C_1 energy is released to output, and the output voltage equals the sum of the two capacitor voltage and the secondary winding voltage. If the

leakage inductance is negligible, then the output voltage equals $V_o = V_{in} \frac{2+n}{1-D}$. Compared with the version with combination of flyback and boost converters, this circuit allows a higher-voltage boost ratio, and thus the turns ratio or duty cycle can be reduced for the same output voltage.




Figure 1.27 Improved boost flyback dc-dc converter with capacitor coupling.

The circuit shown in Figure 1.27 has the problem to filter out the low frequency ripple in the input side if a large inductor is not used in the high voltage dc link. Another improvement of boost flyback dc-dc converter has been proposed by combining the boost flyback with a charge pump circuit shown in Figure 1.28. Compared to the circuit shown in Figure 1.27, this circuit sacrifice some voltage gain to achieve the wide input voltage range operation. Moreover, this circuit have to insert a small inductor to limit the inrush current of the charge pump. The output

voltage of this circuit is $V_o = V_{in} \frac{2+nD}{1-D}$.




Figure 1.28 Improved boost flyback dc-dc converter with charge pump.

In order to increase the input current rating of the boost flyback dc-dc converter, an interleaved three coupled inductor boost dc-dc converter are proposed [31, 68-72] shown in Figure 1.29. The extra inductor is added in order to simplify the circuit small signal mode to a boost converter, and the close loop control circuit design is becoming easy.




Figure 1.29 Interleaved three coupled inductor boost flyback dc-dc converter

Figure 1.30 shows the ideal voltage gain curve of boost flyback and its improvements when the transformer conversion ratio $n=3$. By using a coupled inductor the voltage gain of the converter can be improved significantly.




Figure 1.30 Ideal voltage gain curve of boost flyback and its improvements.

In conclusion, for the traditional step-up dc-dc converter, there are several limitations related to the high voltage gain and high current applications. Coupled inductor has to be used in order to increase the converter voltage gain. Interleaved strategy has to be used in order to increase the converter input current rating. Active-clamp or passive devices clamp strategies have to be used to ease switching, reduce the switching loss and increase the converter efficiency. Moreover, if the converter input current rating is increased, more and more interleaved circuits have to be used, which will obviously increase the complexity of the control and gate drive. Besides, more and more inductors in parallel are hard to couple and increase the difficulty of circuit layout. And because of the leakage inductance and the internal resistance of the coupled inductor, the converter voltage gain will be limited too.

Furthermore, all the traditional step-up dc-dc converters have to utilize coupled inductors or transformers for the high voltage gain application. And the magnetic components are usually the most bulky and lossy part in the converter. Also, in high temperature automotive application, the magnetic parts become dysfunctional. So, in order to achieve small size, high efficiency dc-dc converters with high temperature operation features, magnetic-less switched-capacitor dc-dc converter is needed to be considered. Traditional switched-capacitor dc-dc converter is going to be reviewed in next section. Problems related to the traditional switched-capacitor dc-dc converter will be addressed and discussed. New soft-switching strategy will be proposed to solve the traditional circuit limitations and improve the circuit performances in next three chapters.

1.3.2 Switched-Capacitor DC-DC Converter

Switched-capacitor dc-dc converters have been proposed since 1970s due to their integration capability and small size, light weight features. The three basic structures of switched capacitor dc-dc converter will be discussed in detail in the following parts. The advantages and disadvantages of each structure will be addressed and discussed. The appropriate structure for high voltage gain and high current TEG application will be summarized.

1.3.2.1 Marx converter type switched-capacitor voltage multiplier

Figure 1.31 shows the traditional switched-capacitor voltage multiplier structure [73-75]. The control signal of switched-capacitor voltage multiplier is complementary, and duty cycle can be set as 50% duty cycle or other value to achieve some voltage regulation. The voltage stress of the capacitor $C_1 \sim C_{N-1}$ is the input voltage. When the conversion ratio is high, low voltage rating capacitor can be used, which can reduce the converter size. The current stress of the capacitor $C_1 \sim C_{N-1}$ is the same, which means same current rating capacitor could be used. The current stress of all the switching devices is also the same, which means the same current rating

switching devices could be used. However, the voltage stress of the switching devices increases as the conversion ratio increases. When the output voltage is low (less than 60 V), this is not a problem. However, when the output voltage is high, high voltage rating devices have to be used in the output side. However, the turn on resistance of high voltage switching devices is much higher than the low voltage devices, so this structure is not suitable for the high output voltage applications.




Figure 1.31 Traditional switched-capacitor voltage multiplier.

1.3.2.2 Dickson charge pump type multilevel modular switched-capacitor dc-dc converter

Figure 1.32 shows the traditional Dickson charge pump type multilevel modular switched-capacitor dc-dc converter [76-80]. The control signal of this type converter is complementary with 50% duty cycle which is very easy to implement. The current stress of all the switches and capacitors are the same, which means same current rating device could be used. And when the current rating of the converter is increased, the current through each devices could be equally distributed thus making this converter especially suitable for the high current application. The voltage stress of the switches is one or twice the input voltage, which is also relatively low, when the conversion ratio is high. However, for this converter, the capacitor voltage stress is increased with the increasing of converter voltage gain. When the output voltage is high, a high voltage

stress capacitor has to be employed. Therefore, this structure is suitable for the relatively low output voltage (less than 100 V), high current, high voltage gain application.




Figure 1.32 Traditional multilevel modular switched-capacitor dc-dc converter.

1.3.2.3 Generalized multilevel switched-capacitor dc-dc converter and the derivative circuits

Figure 1.33 shows the generalized multilevel switched-capacitor dc-dc converter [81-83].




Figure 1.33 Traditional generalized multilevel switched-capacitor dc-dc converter.

Figure 1.34 shows the one three level generalized multilevel converter derivation circuit. Figure 1.35 shows some other derivation by reducing the capacitor and switch numbers. The device voltage stress of the generalized switched-capacitor dc-dc converter is as the same as the input voltage. The capacitor voltage stress of circuit shown in Figure 1.33, Figure 1.34 and Figure 1.35(b) are also the same, which is the input voltage. The structure shown in Figure 1.35(b) is also known as the Cockcroft-Walton generator. The capacitor voltage stress of the derivation circuit shown in Figure 1.35(a) increases with the conversion ratio. Because of the low voltage stress features of the generalized switched-capacitor dc-dc converter, this type of converter is suitable for the very high output voltage application. However, the current stress of this type of converter is not equal, and the control signal is very complex with the increase of

voltage level except the derivation shown in Figure 1.35(b) with complementary control signal. Consequently, this type of converter is not suitable for high current and high voltage gain application.




Figure 1.34 Three level generalized multilevel converter derivation.




Figure 1.35 Some other three level generalized multilevel converter derivations.

In summary, the Marx converter type and charge pump type switched-capacitor circuits are suitable for the high current, high voltage gain application with output voltage relatively low. And the generalized multilevel type is more suitable for the high output voltage, low voltage gain, and low current application.

1.3.2.4 Traditional Zero current switching (ZCS) switched-capacitor dc-dc converter

But these traditional switched-capacitor dc-dc converter circuits have some common problems such as high voltage spike, high switching loss and EMI problem. In order to reduce the switching loss, high voltage spike and EMI, several ZCS switched-capacitor dc-dc converter have been proposed to solve the problem by inserting an inductor in series with the capacitor to achieve the ZCS of the main switches [84-88].

Figure 1.36 shows a four level switched-capacitor resonant converter as an example. By inserting an inductor L_r resonating with the capacitor C_{2a} , the ZCS of the main switches S_1 and S_2 can be achieved. The switching loss can be minimized, the voltage overshoot across the switching devices can be reduced and the EMI noise is also restricted. However, by inserting a relatively big inductor in the switched-capacitor circuit is a contradiction by itself which means many good features of switched-capacitor circuit will lose, such as good integration capability and high temperature operation. So the traditional ZCS method is not practical, new method need to be proposed.




Figure 1.36 Four level switched-capacitor resonant converter main circuit.

1.4 Outline of Dissertation

The goal of this research is to develop a high efficiency, small size, high voltage gain dc-dc converter with low input voltage and high input current features especially for TEG modules in automotive application, and to develop a low cost inverter without ground current for single phase PV application. In this dissertation, a new soft-switching strategy of realizing ZCS for switched-capacitor dc-dc converter has been proposed. By utilizing the stray inductance distributed in the circuit to resonate with the capacitor, the ZCS of all the switching devices can be achieved. By applying this strategy to the traditional switched-capacitor dc-dc converter,

switching loss is minimized, huge di/dt , dv/dt and EMI noises are reduced, high voltage spike problem is also solved. In this case, the efficiency and reliability of traditional switched-capacitor dc-dc converter would be improved. In order to solve the high input current ripple and increase the total power rating of switched-capacitor dc-dc converter, multiphase ZCS switched-capacitor dc-dc converters have been proposed and analyzed. In order to achieve the high efficiency MMSCC, an optimal design method has been proposed, to design the MMSCC in the under-damped case with ZCS is proved to be more efficient and with small size. In order to reduce the capacitor voltage stress, a double-wing multilevel modular capacitor-clamped dc-dc converter (DW-MMCCC) is proposed. The peak capacitor voltage stress is reduced by half. ZCS can also be achieved for all the switching devices of DW-MMCCC.

Chapter 2: A ZCS multilevel modular switched-capacitor dc-dc converter (MMSCC) for high input current high voltage gain TEG application is proposed. By using the proposed ZCS strategy for MMSCC, the capacitor size is reduced, voltage overshoot is eliminated and EMI noise is restricted. Prototypes are designed and built. Simulation and experiment results are provided to validate the proposed topology.

Chapter 3: A family of ZCS switched-capacitor dc-dc converters is proposed and analyzed. By using the ZCS strategy, very high power density (above 300 W/in^3) with high efficiency switched-capacitor dc-dc converters could be made by eliminating the lossy magnetic cores and bulky capacitor bank. Simulation and experiment results are provided to confirm the operation of proposed circuits.

Chapter 4: In order to increase the power rating of ZCS-MMSCC and reduce the input capacitor size and loss. Other circuit improvements for the ZCS switched-capacitor dc-dc converter are proposed and analyzed. By using the proposed multiphase ZCS switched-capacitor

dc-dc converter topologies, interleaved operation of ZCS switched-capacitor dc-dc converters become possible. The input current of ZCS switched-capacitor dc-dc converters becomes continuous due to the interleaving operation. In this case, the input capacitor size could be reduced significantly. Continuous input current is also preferable by many renewable energy sources. Simulation and experiment results are provided to validate the proposed topologies.

Chapter 5: In order to design the MMSCC with highest efficiency with smallest size. The optimal design method of MMSCC is proposed. By considering the stray inductance in the circuit, MMSCC can be designed at over-damped case or under-damped case. In over-damped case, the MMSCC can be designed to achieve high efficiency, but a huge capacitor bank has to be utilized, which will increase the converter size. In under-damped case, the low capacitance MLCC can be used with high efficiency and small size target achieving at the same time.

Chapter 6: The capacitor voltage stress of MMSCC is still too big, in order to reduce the capacitor voltage stress and keeping all the features of MMSCC, a DW-MMCCC has been proposed. The total device number, capacitor number, and device voltage stress of DW-MMCCC can be considered the same with the traditional MMSCC or single-wing MMSCC. ZCS can also be achieved for all the devices of DW-MMCCC. The efficiency and power density of DW-MMCCC can be increased further.

Chapter 7: In order to achieve the voltage regulation of the proposed DW-MMCCC, a phase-shift method has been proposed without sacrificing significant power loss. The zero voltage switching can also be achieved by using the proposed method.

Chapter 8: In order to achieve a low cost dc-dc converter with positive and negative output features, a Z-source dc-dc converter is proposed. By only utilizing two switching devices, Z-

source dc-dc converter is able to output positive and negative voltage at the same time. It could be used for dc motor drive and zero voltage electronic load.

Chapter 9: Since the previous proposed Z-source dc-dc converter can output positive and negative voltage at the same time, a proper modulation strategy can be used for the Z-source dc-dc converter to output sinusoid voltage. Semi-Z-source dc-ac inverter with only two active switching devices is proposed accordingly. The semi-Z-source inverter also has doubly grounded features, which will eliminate the ground current issues of traditional full-bridge inverter.

Chapter 10: Since the micro-inverter integrated with a PV panel becomes more popular in residential application, a low cost high efficiency transformer-isolated micro-inverter for grid-connected application is proposed. By using the proposed micro-inverter to integrate with the PV panel, an AC output PV panel with MPPT can be achieved, which makes the PV panel application more flexible.

Chapter 11: conclusion of the dissertation. Contributions are summarized, suggestions for future work are provided.

CHAPTER 2

Zero Current Switching Multilevel Modular Switched-Capacitor DC-DC Converter

This chapter presents a quasi-resonant technique for multi-level modular switched-capacitor dc-dc converter (MMSCC) to achieve zero current switching (ZCS) without increasing cost and sacrificing reliability. This ZCS-MMSCC employs the stray inductance distributed in the circuit as the resonant inductor to resonate with the capacitor and provide low dv/dt and di/dt switching transition for the device. The ZCS-MMSCC does not utilize any additional components to achieve ZCS, and meanwhile solves the current and voltage spike problem during the switching transition, thus leading to reliable and high efficiency advantages over traditional MMSCC. Furthermore, the ZCS-MMSCC reduces the capacitance needed in the circuit to attain high efficiency. In this case, the bulky capacitor bank with high capacitance in traditional MMSCC to reduce voltage difference and achieve high efficiency is not necessary any more. A 150 W four-level ZCS-MMSCC prototype has been built. Simulation and experimental results are given to demonstrate the validity and features of the proposed soft switching switched-capacitor circuit.²

2.1 Introduction

In order to obtain the light weight, small size, high efficiency, high power density and integrated dc-dc converter, switched-capacitor circuits have been investigated since 1970s [76, 89]. Conventional switched-capacitor dc-dc converters have some common drawbacks: 1) weak

² This work was presented in part at the first annual IEEE Energy Conversion Congress and Expo, San Jose, CA USA, Sep.20 – Sep.24 2009 and an extended paper titled “Zero Current Switching Multi-level Modular Switched-Capacitor DC-DC Converter for TEG Applications” has been published in IEEE Transactions on Industry Applications.

output regulation ability and structurally determinate voltage conversion ratio; 2) pulsating input current and high current spike; 3) high voltage spike across the switching device; 4) high electromagnetic interference (EMI); 5) unidirectional power conversion ability. Many approaches have been proposed to achieve voltage regulation by using duty cycle control [75, 89, 90]. But all these methods have to sacrifice efficiency to achieve the voltage regulation, which is only acceptable in low power conversion field. Several ZCS techniques by inserting an inductor to switched-capacitor circuit have been proposed to solve the voltage spike, current spike and EMI problem [84, 87, 88, 91]. However, by adding a relatively big resonant inductor into the switched-capacitor circuit to achieve ZCS is a contradiction by itself. Switched-capacitor circuit with a magnetic core is not a switched-capacitor circuit any more, and the good features such as, high temperature operation, good integration, and small size will be lost [92, 93].

Another type of switched-capacitor circuit, flying capacitor multi-level dc-dc converter (FCMDC) has become more and more popular recently because of the potential automotive application [83, 94-97]. But there are several limitations of FCMDC, such as non-modular structure, complex control strategy and high conversion ratio unreachability. When the conversion ratio is larger than five or more than five levels have to be used, the control of FCMDC is becoming very complex. The high current stress of the switching device of FCMDC also prevents it from high current application.

In order to solve the problems of FCMDC in high voltage conversion ratio, high current automotive application, multi-level modular switched-capacitor dc-dc converter (MMSCC) was proposed recently, shown in Figure 2.1 [78]. MMSCC has modular structure, complementary control scheme, capability of reaching high voltage gain and reduced switch current stress. It shows good potential in automotive application [98]. Nevertheless, because MMSCC still use

hard switching, there still exist several problems limiting its power rating, such as high current spike, high voltage spike, high switching loss and severe EMI noise. With the increasing of power rating or current rating of the MMSCC, the voltage spike and switching loss problems become more and more serious. Also, in order to increase the total system efficiency by reducing voltage difference between capacitors, higher capacitance electrolytic capacitors have to be used [78, 79, 96, 98]. The current rating of the electrolytic capacitor is small to some extent. In order to meet the high current ripple requirement, a huge electrolytic capacitor bank has to be used, which will increase the size of the converter significantly. Multi-layer chip type ceramic (MLCC) capacitor has much better performance than the electrolytic capacitor, such as equivalent series resistance (ESR), life time, and size in terms of current rating. But the capacitance of MLCC capacitor is very small, so it is not feasible to use MLCC capacitor for the traditional MMSCC.




Figure 2.1 Four-level MMSCC with three modular blocks

This chapter presents a quasi-resonant technique for MMSCC that is able to achieve ZCS without increasing cost and sacrificing reliability. The proposed ZCS strategy employs the distributed stray inductances present in each module of the circuit resonating with the capacitors to provide zero current turn-on and turn-off to the devices. Because the MMSCC is especially suitable for high voltage gain with high input current application [78-80, 98-100], the ZCS version also inherit all the benefits from it. By using the ZCS, the switching loss of the

traditional MMSCC is minimized, current spike, voltage spike and EMI is reduced. Besides the benefits gained from ZCS and MMSCC, the proposed ZCS-MMSCC has other special features:

- Different from other soft-switching techniques, this ZCS strategy does not use additional active devices or passive components, thus making it reliable and cost efficient.
- Because of the module structure, the required resonant inductance is quite small for each module, thus making it feasible to be realized by the distributed stray inductance existing in the circuits.
- The ZCS-MMSCC doesn't need high capacitance to achieve high efficiency like traditional MMSCC. In this case, small capacitance, high current rating, low ESR and small size MLCC capacitor could be used. The total size of the converter is reduced significantly, the power density and the converter current rating is increased correspondingly.

Hence, the proposed ZCS-MMSCC solves aforementioned problems of traditional MMSCC and achieves ZCS without inserting big magnetic cores. For the same current rating and voltage gain, the ZCS version of MMSCC is smaller, higher power density, and higher efficiency than the traditional MMSCC. So the proposed ZCS-MMSCC is especially suitable to the high current high voltage gain automotive application. A 150 W four-level ZCS-MMSCC prototype was built to confirm the operation. Simulation and experimental results are given to demonstrate the validity and features of proposed ZCS-MMSCC.

2.2 Proposed Circuit Topology

Figure 2.2 shows the proposed four-level ZCS-MMSCC as an example. The circuit works as a four times step-up converter. Figure 2.3 shows the proposed ZCS-MMSCC converter modular block. The capacitor and the switch label is the same as the Figure 2.1 shown before.




Figure 2.2 Four-level ZCS-MMSCC with three modular blocks

By using $n-1$ modular blocks, a switch and a capacitor, n -level ZCS-MMSCC with n times voltage gain can be generated. V_{in} represents the ideal input voltage source. L_S represents the equivalent stray inductance present in each module of the circuit. S_P and S_N are the same switching devices controlled complementary at 50% duty cycle. C_{1X} to C_{4X} are the capacitors with the average voltage from one time to four times of input voltage. L_S does not have to be in the position drawn in Figure 2.2, it could be distributed anywhere in series with switches or capacitors in the circuit shown in Figure 2.4. L_S is the sum of the connection wire parasitic inductance L_{SW} , capacitor parasitic inductance L_{ESL} and the MOSFETs package parasitic inductance L_{Sp} . Usually the connection wire parasitic inductance L_{SW} is the major part of the stray inductance. Because all the stray inductance is in series when the current flows through. In each simplified equivalent circuit discussed in the next section, only one equivalent L_S is needed to represent the total stray inductance present in the circuit.




Figure 2.3 proposed ZCS-MMSCC modular block

Due to the modular structure of the circuit, and the stray inductance is distributed equally in each module. The required stray inductance for resonant is more than 100 times smaller (2 nH~13.5 nH) than other ZCS strategies using the same switching frequency [84-88]. In case the stray inductance is not sufficiently large or equally distributed in each module, a small air core could be utilized to promise each module have the same stray inductance for resonant.

2.3 Operation Principle

Figure 2.5 shows the idealized waveform of proposed ZCS-MMSCC under steady-state conditions. The gate signal of switch S_P and S_N is complementary, and duty cycle is 50%. Assuming the input voltage is an ideal voltage source. By considering the stray inductance present in the circuit, when the switch is turned on, the current through the stray inductance, capacitors and the switch will begin to resonate from zero. By adjusting switching frequency to the resonant frequency, the current through switch S_P , S_N and stray inductance will decrease to zero when the switch is turned off, which is the half period of the sinusoidal waveform. Therefore, the ZCS of the switch is achieved in both turn on and turn off. The capacitor is charged in half-period with the sinusoidal current waveform and discharged in another half-period also in the sinusoidal shape. So, the current through the capacitor is the sum of the current through the switch, which is a sinusoidal waveform. When the capacitor is charged, the current is positive; when the capacitor discharges, the current is negative. The voltage across the capacitor has a dc offset with a sinusoidal ripple. The dc voltage offset is determined by the capacitor position in the circuit from one time input voltage to n times input voltage. The voltage ripple is determined by the capacitor current and capacitance. The operation of the circuit can be described in two states as shown in Figure 2.6 and Figure 2.7 with different switch turned on.




Figure 2.5 Typical waveforms of proposed ZCS-MMSCC




Figure 2.6 Operation modes State I S_P is on




Figure 2.7 Operation modes State II S_N is on

2.3.1 State I

Figure 2.6 shows the state when S_P is turned on at $t = t_0$ while S_N is off. During this state C_{1X} is charged by V_{in} . C_{3X} is charged by V_{in} and C_{2X} in series. Figure 2.8 and Figure 2.9 show the two simplified equivalent circuits of state I. Figure 2.8 shows the situation when V_{in} , L_{S1} , S_{P1} , C_{1X} and S_{P2} form a resonant loop. Figure 2.9 shows the situation when V_{in} , L_{S3} , S_{P3} , C_{2X} , S_{P4} , C_{3X} and S_{P5} form a resonant loop. Because of the presence of the equivalent stray inductance L_S , before the switch is turned on, the current through L_S already decreases to zero. The current through S_P will increase from zero when the switch is turned on, so S_P is turned on at zero current. For the case shown in Figure 2.8, after L_{S1} and C_{1X} resonate for half cycle, the current through S_{P1} and S_{P2} falls to zero. Therefore S_{P1} and S_{P2}

should be turned off at this point, so that the switches are turned off at zero current. For the case shown in Figure 2.9, after L_{S3} resonate with C_{2X} and C_{3X} in series for half cycle, the current through S_{P3} , S_{P4} and S_{P5} will decrease to zero too. So, zero current turn off is also realized on these switches. For the situation shown in Figure 2.8, there is only one capacitor in the equivalent circuit other than two capacitors in series in other equivalent circuits. The required stray inductance value is two times smaller than the other circuits assuming the capacitance are the same. This will not be a problem in the real circuit design and layout; one only need to pay attention to make sure the stray inductance of all the other loops is twice as large as that of the first resonant loop.




Figure 2.8 Simplified equivalent circuits of state I (a)




Figure 2.9 Simplified equivalent circuits of state I (b)

Without loss of generality, the following assumptions have been made for the analysis: all the switches are ideal, i.e. no conduction resistance is considered; input voltage source is ideal, i.e. constant and no internal impedance; the capacitor ESR is zero. Assuming $C_{1X} = C_{2X} = C_{3X} = C_{4X}$, so in order to have the same resonant frequency, $L_{S2} = L_{S3} = L_{S4} = 2L_{S1}$. The state equations of simplified equivalent circuit shown in Figure 2.8 are

$$V_{in} = L_{S1} \frac{di_{LS1}}{dt} + v_{C1X} \quad (2.1)$$

$$i_{LS1} = C_{1X} \frac{dv_{C1X}}{dt} \quad (2.2)$$

The solutions are:

$$i_{LS1}(t) = \frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (2.3)$$

$$v_{C1X}(t) = V_{in} - \frac{\pi P_o}{4V_{in} C_{1X} \omega_r} \cos \omega_r t \quad (2.4)$$

Where V_{in} is the value input voltage, L_{S1} is the value of stray inductance, ω_r is the resonant frequency equals to $1/\sqrt{L_{S1}C_{1X}}$, and P_o is the output power. After half cycle, the capacitor voltage is charged to

$$v_{C1X}(t_1) = V_{in} + \frac{\pi P_o}{4V_{in} C_{1X} \omega_r} \quad (2.5)$$

The capacitor C_{1X} voltage ripple is

$$\Delta v_{C1X} = \frac{\pi P_o}{4V_{in} C_{1X} \omega_r} \quad (2.6)$$

The state equations of simplified equivalent circuit shown in Figure 2.9 are

$$V_{in} = L_{S3} \frac{di_{LS3}}{dt} + v_{C3X} - v_{C2X} \quad (2.7)$$

$$i_{LS3} = C_{3X} \frac{dv_{C3X}}{dt} \quad (2.8)$$

$$i_{LS3} = -C_{2X} \frac{dv_{C2X}}{dt} \quad (2.9)$$

Plug (2.17) into (2.7) and (2.9) to solve the equations

$$i_{LS3}(t) = \frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (2.10)$$

$$v_{C3X}(t) = 3V_{in} - \frac{\pi P_o}{4V_{in} C_{1X} \omega_r} \cos \omega_r t \quad (2.11)$$

The capacitor C_{3X} voltage ripple is

$$\Delta v_{C3X} = \frac{\pi P_o}{4V_{in} C_{1X} \omega_r} \quad (2.12)$$

2.3.2 State II

Figure 2.7 shows the state when S_N is turned on at $t = t_1$ while S_P is off. During this state, C_{2X} is charged by the V_{in} and C_{1X} in series; C_{4X} is charged by V_{in} and C_{3X} in series. Figure 2.10 and Figure 2.11 show the simplified equivalent circuits of state II. Figure 2.10 shows the situation when V_{in} , L_{S2} , S_{N1} , C_{1X} , S_{N2} , C_{2X} and S_{N3} form a resonant loop. And Figure 2.11 shows the situation when V_{in} , L_{S4} , S_{N4} , C_{3X} , S_{N5} and C_{4X} form a resonant loop. Because of the presence of the L_S , the current through S_N will also increase its value from zero in a resonant manner. The zero current turn-on of S_N is achieved. For the case shown in Figure 2.10, after L_{S2} , C_{1X} and C_{2X} resonate for half cycle at $t = t_2$, S_{N1} , S_{N2} and S_{N3} will have a zero current turn-off when the current through them decreases to zero. For the case shown in Figure 2.11, after L_{S4} resonate with C_{3X} and C_{4X} in series for a half cycle, the

current through S_{N3} , S_{N4} and S_{N5} will also decrease to zero. Hence, zero current turn off is also realized on these switches.




Figure 2.10 Simplified equivalent circuits of state II (a)




Figure 2.11 Simplified equivalent circuits of state II (b)

The state equations of simplified equivalent shown in Figure 2.10 are:

$$V_{in} = L_{S2} \frac{di_{LS2}}{dt} + v_{C2X} - v_{C1X} \quad (2.13)$$

$$i_{LS2} = C_{2X} \frac{dv_{C2X}}{dt} \quad (2.14)$$

$$i_{LS2} = -C_{1X} \frac{dv_{C1X}}{dt} \quad (2.15)$$

Plug (2.4) into (2.13) and (2.15) to solve the equations

$$i_{LS2}(t) = -\frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (2.16)$$

$$v_{C2X}(t) = 2V_{in} + \frac{\pi P_o}{4V_{in}C_{1X}\omega_r} \cos \omega_r t \quad (2.17)$$

The capacitor C_{2X} voltage ripple is

$$\Delta v_{C2X} = \frac{\pi P_o}{4V_{in}C_{1X}\omega_r} \quad (2.18)$$

The state equations of simplified equivalent shown in Figure 2.11 are

$$V_{in} = L_{S4} \frac{di_{LS4}}{dt} + v_{C4X} - v_{C3X} \quad (2.19)$$

$$i_{LS4} = C_{4X} \frac{dv_{C4X}}{dt} + I_o \quad (2.20)$$

$$i_{LS4} = -C_{3X} \frac{dv_{C3X}}{dt} \quad (2.21)$$

Where I_o is the output current. Since this converter is a four times boost circuit $V_o = 4V_{in}$, so $I_{in} = 4I_o$. Plug (2.11) into (2.19) and (2.21) to solve the equations

$$i_{LS4}(t) = -\frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (2.22)$$

$$v_{C4X}(t) = 4V_{in} + \frac{\pi P_o}{4V_{in}C_{1X}\omega_r} \cos \omega_r t \quad (2.23)$$

The capacitor C_{4X} voltage ripple is

$$\Delta v_{C4X} = \frac{\pi P_o}{4V_{in}C_{1X}\omega_r} \quad (2.24)$$

The soft switching conditions in both states is $f_s = f_r$, where f_s is the switching frequency and f_r is the resonant frequency.

2.4 Design Guidelines

The 150 W four-level ZCS-MMSCC design procedure is shown here as an example. The specification of the prototype converter is $V_{in}=5$ V, $V_o=20$ V, $P_o=150$ W, $f_s=45$ kHz.

2.4.1 Capacitance

Capacitance value should be chosen according to the voltage ripple.

$$C = \frac{\pi P_o}{4V_{in}\Delta v_C \omega_r} \quad (2.25)$$

Because of the special structure of the circuit, the voltage ripple across all the capacitors is the same. And the value of the voltage ripple is determined by the input current, capacitance and the resonant frequency. The capacitor voltage ripple should be chosen smaller than the input voltage to prevent the voltage across the first capacitor from resonating to the negative region and lose the zero current switching. That means, the first capacitor should have a positive dc voltage offset. Actually because of the special structure of the converter the output voltage is n times of input voltage, even when the voltage ripple is as large as the input voltage, the voltage ripple on the last capacitor is still $1/n$. When the conversion ratio is large, the ripple will be small enough in the output side. And high capacitance is not needed to reduce the output voltage ripple.

The output ripple is chosen around 9% of output voltage. According to the (2.25), the capacitance is chosen 47 μ F in the prototype. Another parameter to determine the capacitance value is the current rating of the capacitor, if the current rating of the capacitor is too small to meet the current requirements, then more capacitors in parallel have to be used. In this prototype, high current rating MLCC capacitors are used. Ten 100 V 4.7 μ F C5750X7R2A475K capacitors from TDK are used in parallel. The current rating of each capacitor is around 3 A each.

2.4.2 Stray inductance

The circuit layout should be designed carefully, in order to make the stray inductance of each equivalent circuit equal. In case the stray inductance is not equal or large enough, a small air core can be inserted to equalize the stray inductance of each module. The switching frequency should be adjusted according to the stray inductance present in the circuit if the circuit layout is already fixed. Required stray inductance for ZCS can be determined by the following equation, using the equivalent circuit shown in Figure 2.8.

$$L_{S1} = \frac{1}{C_{1X} (2\pi f_S)^2} \quad (2.26)$$

When the resonant capacitance is 47 μF , Figure 2.12 shows the curve of switching frequency vs. stray inductance.




Figure 2.12 ZCS stray inductance and switching frequency

Table 2.1 shows the relevant required stray inductance according to the switching frequency, when the capacitance is 47 μF . When the switching frequency is large than 200 kHz, the required stray inductance is already smaller than the regular circuit layout stray inductance.

Table 2.1 Required stray inductance according to switching frequency

Switching Frequency f_s	Stray inductance L_{S1}
500kHz	2.15 nH
400 kHz	3.37 nH
300 kHz	6 nH
200 kHz	13.5 nH
100 kHz	54 nH
50 kHz	215 nH

Obviously, for other equivalent circuits shown in Figure 2.9, Figure 2.10, Figure 2.11, the stray inductance values of L_{S2} , L_{S3} , L_{S4} for resonant needs to be doubled. The capacitance value becomes half when two capacitors are connected in series in these equivalent circuits. The switching frequency can be easily determined by the actual stray inductance in the circuit. Around 100 kHz and 200 kHz, the most often used switching frequency in dc-dc converter, the needed stray inductance for resonating is less than 55 nH. This is value is small enough to be realized by the stray inductance in the circuit layout or by a small air core. The inductance of a 10 cm long wire or air core inductor is already about 50 nH. Only about 2 nH stray inductances are needed when the switching frequency is increased to 500 kHz. But the stray inductance inside a normal MOSFETs package such as TO-220, is already about 1~2 nH, when several MOSFETs are connected in series, this value could be higher considering the stray inductance of

MOSFET leg which means the switching frequency does not need to be higher than 500 kHz to achieve ZCS.

2.4.3 Switching frequency

Switching frequency should be set the same as resonant frequency in order to promise the zero current switching. Usually, the stray inductance of the circuit is already determined when the circuit layout is finished. The capacitance is also determined by the required voltage ripple. Assume the stray inductance of each module is equalized. The switching frequency can be twisted by monitoring the power device current when the switch is turned off. The switching frequency should be set exactly at the point when the switch current resonates to zero when the switch is turned off.

2.5 Power Loss Analysis

2.5.1 Power device loss

2.5.1.1 Conduction loss

Assume the input power is P_{in} , power device turn on resistance is R_{on} , the RMS value of switch current is I_{S_RMS} , the average value of input current is I_{in_ave} , the conversion ratio of the converter is N_T , the conduction loss of power device is P_{S_con} . So the power device conduction loss equation can be derived as follows:

$$I_{in_ave} = \frac{P_{in}}{V_{in}} \quad (2.27)$$

$$I_{S_RMS} = \frac{I_{in_ave} \pi}{N_T 2} \quad (2.28)$$

$$P_{S_con} = I_{S_RMS}^2 R_{on} \quad (2.29)$$

Plug (2.27) and (2.28) to (2.29), the conduction loss can be derived:

$$P_{S_con} = \frac{\pi^2 P_{in}^2}{4N_T^2 V_{in}^2} R_{on} \quad (2.30)$$

2.5.1.2 Gate drive loss

Assume the gate drive voltage is V_{GS} , gate total charge is Q_g , the gate drive loss of power device is P_{S_drv} . So the power device gate drive loss can be derived using the following equation:

$$P_{S_drv} = V_{GS} Q_g f_s \quad (2.31)$$

2.5.2 Capacitor conduction loss

2.5.2.1 Resonant capacitor conduction loss

Assume the capacitor RMS current is I_{C_RMS} , the capacitor ESR is R_{ESR} , the capacitor conduction loss is P_{C_con} . So the capacitor conduction loss can be derived using the following equation:

$$I_{C_RMS} = \frac{\pi I_{in_ave}}{\sqrt{2} N_T} \quad (2.32)$$

$$P_{C_con} = I_{C_RMS}^2 R_{ESR} \quad (2.33)$$

Plug (2.32) into (2.33),

$$P_{C_con} = \frac{\pi^2 I_{in_ave}^2}{2N_T^2} R_{ESR} \quad (2.34)$$

Plug (2.27) into (2.34),

$$P_{C_con} = \frac{\pi^2 P_{in}^2}{2N_T^2 V_{in}^2} R_{ESR} \quad (2.35)$$

2.5.2.2 Input capacitor conduction loss

Assume the RMS value of input current is I_{in_RMS} , the capacitor ESR is R_{ESR_in} , the conduction loss of input capacitor is P_{Cin_con} . The input current can be shown Figure 2.13

$$I_{in_RMS} = \frac{\pi I_{in_ave}}{2\sqrt{2}} \quad (2.36)$$

$$P_{Cin_con} = I_{in_RMS}^2 R_{ESR_in} \quad (2.37)$$

Plug (2.36) into (2.37) one can get,

$$P_{Cin_con} = \frac{\pi^2 I_{in_ave}^2}{8} R_{ESR_in} \quad (2.38)$$

Plug (2.27) into (2.38) one can get,

$$P_{Cin_con} = \frac{\pi^2 P_{in}^2}{8V_{in}^2} R_{ESR_in} \quad (2.39)$$




Figure 2.13 Ideal input current waveform

2.5.3 Total power loss

There are $3N_T - 2$ switching devices and N_T capacitors in a N_T level ZCS-MMSCC, so the total power loss P_{loss} is:

$$P_{loss} = (3N_T - 2)(P_{S_con} + P_{S_drv}) + N_T P_{C_con} + P_{Cin_con} \quad (2.40)$$

Plug (2.30), (2.31), and (2.34) into (2.40), one can get

$$P_{loss} = (3N_T - 2)\left(\frac{\pi^2 P_{in}^2 R_{on}}{4N_T^2 V_{in}^2} + V_{GS} Q_g f_s\right) + \frac{\pi^2 P_{in}^2 R_{ESR}}{2N_T V_{in}^2} + \frac{\pi^2 P_{in}^2 R_{ESR_in}}{8V_{in}^2} \quad (2.41)$$

Assume η is the converter efficiency

$$\eta = \frac{P_{in} - P_{loss}}{P_{in}} \quad (2.42)$$

Plug (2.41) into (2.42), one can get:

$$\eta = \frac{P_{in} - (3N_T - 2)\left(\frac{\pi^2 P_{in}^2 R_{on}}{4N_T^2 V_{in}^2} + V_{GS} Q_g f_s\right) - \frac{\pi^2 P_{in}^2 R_{ESR}}{2N_T V_{in}^2} - \frac{\pi^2 P_{in}^2 R_{ESR_in}}{8V_{in}^2}}{P_{in}} \quad (2.43)$$

2.6 Simulation and Experiment Results

2.6.1 A 150 W four-level ZCS-MMSCC prototype

Figure 2.14 shows saber simulation waveforms of a 150 W four-level ZCS-MMSCC, where V_{gs_Sp} and V_{gs_Sn} are the switch gate-source control voltage, V_{ds_Sp1} and V_{ds_Sn2} are the switch drain-source voltage, I_{d_Sp1} and I_{d_Sn2} are the switch drain-source current. The input voltage is 5 V. Switching frequency is about 45 kHz. Capacitance is 47 μ F and stray inductance L_{S1} is about 250 nH and 500 nH for others. The simulation results is consistent with the theoretical analysis, which verifies the above analysis.




Figure 2.14 Simulation waveforms of 150 W four-level ZCS-MMSCC

In the 150 W 4-level ZCS-MMSCC prototype, the switching devices are two 30 V 180 A MOSFETs IPB009N03L from infineon connected in parallel. Resonant capacitor are ten 100 V 4.7 μ F MLCC capacitors C5750X7R2A475K from TDK connected in parallel. Input capacitor are fourteen 6.3 V 470 μ F conductive polymer aluminum solid electrolytic capacitors PLE0J471MDO1 from nichicon connected in parallel. Gate drive voltage is 15 V. Figure 2.15- Figure 2.18 shows the experiment waveforms of the 150 W 4-level ZCS-MMSCC prototype with the parts mentioned above. Figure 2.15 shows the complementary gate drive signals of S_P and S_N with duty cycle about 48% due to some dead time. V_{GS_SP} and V_{GS_SN} are the complementary gate-source control voltage.




Figure 2.15 Gate drive signal of S_P and S_N

Figure 2.16 shows the voltage and current waveforms of S_{P1} . V_{GS} is the gate-source voltage of S_{P1} , V_{DS} is the drain-source voltage of S_{P1} and I_D is drain-source current of S_{P1} . The resonant current waveform realizing ZCS is shown. Figure 2.17 shows the zoomed in waveforms

of the switch S_{P1} turn off transient, which indicates that the switch achieves ZCS during turn off. From the experiment results, we can derive that the switch S_{P1} can achieve ZCS in both turn on and turn off. Other switches have the voltage and current waveforms similar to S_{P1} which will not shown here.




Figure 2.16 Voltage and current waveform of S_{P1}




Figure 2.17 Zoomed in voltage and current waveforms of S_{P1}

Figure 2.18 shows the measured efficiency curve using Yokogawa WT1600 digital power meter of proposed ZCS-MMSCC and the calculated efficiency using (2.43). And the efficiency is above 97% which is a big improvement than traditional MMSCC.




Figure 2.18 Measured Efficiency and Calculated Efficiency

2.7 Conclusion

The presented ZCS-MMSCC has all the advantages of ZCS and MMSCC. And it has some special features besides the features got from ZCS and MMSCC. All the features can be concluded as follows:

- reduces dv/dt , di/dt and EMI because of ZCS;
- reduces the switching loss which improves efficiency;
- uses simple control strategy and possesses modular structure and bidirectional power conversion;
- increases the potential power rating by using MLCC capacitor;
- reduces the capacitance and capacitor size, which lowers the cost
- utilizes distributed stray inductance to achieve ZCS which improves reliability.

A new soft-switching operation strategy to the existing MMSCC has been proposed and validated by both simulation and experiment results. A 150 W, 5 V input four-level converter prototype for automotive application has been built and tested based on proposed circuit. And the efficiency of the prototype is higher than 97%. The ZCS-MMSCC overcomes the current and voltage spike problems of traditional MMSCC and provides a technically viable soft-switching strategy with circuit layout stray inductance. This technique could also be applied to the switched-capacitor circuits on a semiconductor chip with very small stray inductance in the circuit without pushing the switching frequency to megahertz. The proposed ZCS-MMSCC also shows great potential to high voltage gain and high input current applications.

CHAPTER 3

A Family of ZCS Switched-Capacitor DC-DC Converters

This Chapter presents a new zero current switching technique for a family of switched-capacitor dc-dc converters. Compared to the traditional ZCS switched-capacitor dc-dc converter by inserting a relatively big inductor in the circuit, these new ZCS switched-capacitor dc-dc converters employ the stray inductance present in the circuit as the resonant inductor and provide soft-switching for the devices. These ZCS switched-capacitor dc-dc converters do not utilize any additional components to minimize switching loss and reduce current and voltage spike, thus leading to high efficiency and reliable benefit over traditional switched-capacitor dc-dc converters. Moreover, the bulky capacitor bank existing in traditional switched-capacitor circuits for high power high current application to achieve high efficiency was reduced significantly. So, small size, low capacitance, low ESR, high current rating and high temperature rating ceramic capacitors can be employed. Therefore, by using proposed ZCS technique, smaller size, higher power density, higher efficiency, higher temperature rating, and higher current rating switched-capacitor dc-dc converter could be built. Simulation and experimental results are given to demonstrate the validity and features of the soft switching switched-capacitor dc-dc converters.³

3.1 Introduction

With the technological development of silicon carbide (SiC) and ceramic materials, very high temperature (250 °C) SiC switching devices and ceramic capacitors will be available. But the

³ This work has been present in part at the 25nd annual IEEE Applied Power Electronics Conference and Exposition, Palm Spring, CA USA, Feb. 21 – Feb. 25 2010.

magnetic cores become dysfunctional at very high temperature. Therefore, magnetic-less switched-capacitor dc-dc converters operating at very high temperatures become possible and attractive with the adoption of natural air cooling by eliminating bulky heat sinks and magnetic cores. There are three main basic structures of switched-capacitor of dc-dc converters that is most popular, Marx generator type voltage multiplier shown in Figure 3.1 [73-75], charge pump type multi-level modular switched-capacitor dc-dc converter shown in Figure 3.2 [76, 78], and generalized multi-level type switched-capacitor dc-dc converter shown in Figure 3.3 [81-83, 96, 101].




Figure 3.1 Voltage multiplier




Figure 3.2 Multilevel modular switched-capacitor dc-dc converter.




Figure 3.3 Generalized multi-level switched-capacitor dc-dc converter.

However, there are many common drawbacks in traditional switched-capacitor dc-dc converters in high power and high current automotive application. A huge capacitor bank with high capacitance has to be utilized in order to reduce the voltage ripple of the capacitors and achieve high efficiency, which will undoubtedly increase the size of the converter [82, 94, 95, 102]. Besides, with the increase of switching frequency, the switching loss of the device becomes more and more unneglectable. Moreover, huge current spikes, big voltage overshoot caused by large turn off current and EMI problems caused by the di/dt and dv/dt generated during the switching transient are undesirable in automotive applications. In order to reduce the switching loss, voltage spikes, current spikes and EMI, several ZCS methods have been proposed [84-88, 103]. But adding a relatively big resonant inductor in the switched-capacitor circuit to achieve ZCS is a contradiction by itself. Also, by using the methods mentioned above, switching frequency has to be pushed to tens of megahertz to utilize parasitic inductance which is not

technically feasible [92, 93, 104]. A charge pump type ZCS multi-level modular switched-capacitor dc-dc converter has been proposed recently. By utilizing the distributed parasitic inductance present in the circuit, switching frequency need not to be increased to megahertz, no big inductors are needed to be inserted [105]. By applying the ZCS strategy proposed in [105] to the existing switched-capacitor circuits, a family can be generated.

This chapter presents a family of ZCS switched-capacitor dc-dc converters that is able to overcome the aforementioned drawbacks of traditional switched-capacitor dc-dc converters without inserting big magnetic cores or increasing switching frequency. This new strategy can achieve the ZCS of all the switches without losing the good features of switched-capacitor circuit compared to the traditional ZCS strategy. This ZCS strategy employs the distributed parasitic inductance in the circuit resonating with the capacitors to provide low di/dt and dv/dt to the switching devices. So, the switching loss is minimized, current spike and voltage spike are reduced and EMI is limited. In case the stray inductance is not sufficiently large or equalized, small air core inductors (less than 100n) can be used to meet the requirement of the stray inductance. The power loss is only related to the conduction loss and gate drive loss of switching devices and capacitors by considering the influence of stray inductance. Therefore, bulky capacitor banks with high capacitance are no longer needed to achieve high efficiency, while small MLCC capacitors with low ESR and low capacitance can be adopted to increase efficiency reduce the size. No extra components are added in the presented soft switching strategy, thus making it reliable and low in cost. A 630 W twelve-level ZCS charge pump type switched-capacitor dc-dc converter and a 480 W ZCS voltage doubler were built to confirm the operation.

3.2 Proposed ZCS Switched-Capacitor DC-DC Converter Family

Figure 3.4, Figure 3.5, and Figure 3.6 show the proposed ZCS switched-capacitor family utilizing the distributed parasitic inductance existing in the circuit. Figure 3.4 shows the N-level ZCS voltage multiplier. Figure 3.5 shows the N-level ZCS MMSCC which has already been discussed in detail in chapter 3. Figure 3.6 shows the N-level ZCS generalized multi-level switched capacitor dc-dc converter.




Figure 3.4 ZCS voltage multiplier




Figure 3.5 ZCS multi-level modular switched-capacitor dc-dc converter




Figure 3.6 ZCS generalized multi-level switched-capacitor dc-dc converter.

The parasitic inductance mainly includes the stray inductance due to the circuit layout, MOSFETs package parasitic inductance and the capacitor ESL. The stray inductance caused by circuit layout is usually the dominant part. By designing the circuit layout specially or inserting specific length of wires which is an air core inductor in the circuit, the inductance needed for resonant is achieved. Because resonant inductors or the inserted wires are distributed in the circuit properly, only small resonant inductance is needed for resonant. Therefore, ZCS of all the switching devices can be achieved by the resonant of the capacitor and the circuit layout stray inductance or inserted wires. In the following parts, two examples of proposed ZCS switched-capacitor dc-dc converters are analyzed, simulation and experimental results are given.

3.3 Operation Principle

Since ZCS-MMSCC has already been discussed in detail in chapter 3, only ZCS voltage multiplier and ZCS generalized switched-capacitor dc-dc converter is going to be discussed here.

3.3.1 ZCS voltage multiplier

Figure 3.7 shows the four-level ZCS voltage multiplier as an example. Similar to the four-level ZCS-MMSCC, this circuit also works as a four times step-up dc-dc converter. V_{in} represents the ideal input voltage source. L_S represents the equivalent stray inductance present in the circuit. L_{S2} , L_{S4} and L_{S6} are the equivalent stray inductance when the capacitor is charged in parallel. L_{S1} , L_{S3} , L_{S5} and L_{S7} are the equivalent stray inductance between each capacitor when the capacitor discharges in series. S_P and S_N are the same switching devices controlled complementary at 50% duty cycle. C_1 to C_3 are the capacitors with the average voltage of input voltage, while C_4 has the average voltage of four times of input voltage. L_S does not have to be in the position drawn in Figure 3.7, it could be distributed anywhere in series with switches or capacitors in the circuit shown in Figure 3.4 or similar to Figure 2.4. Similar to the ZCS-MMSCC, the total stray inductance could be sum of the connection wire parasitic inductance L_{SW} , capacitor parasitic inductance L_{ESL} and the MOSFETs package parasitic inductance L_{Sp} . Usually the connection wire parasitic inductance L_{SW} is the major part of the stray inductance. For the analysis convenience, only one equivalent L_S is used to represent the total stray inductance present in each parallel resonant loop. And one equivalent L_S is used between two capacitors in the series resonant loop.




Figure 3.7 Four-level ZCS voltage multiplier main circuit.

Figure 3.8 shows the idealized waveform of proposed ZCS voltage multiplier under steady-state conditions. The gate signal of switch S_P and S_N is complementary, and duty cycle is 50%. Assume input voltage is an ideal voltage source. By considering the stray inductance present in the circuit, when the switches are turned on, the current through the stray inductance, capacitors and the switch will begin to resonate from zero. By adjusting switching frequency to the resonant frequency, the current through switches S_P , S_N and stray inductance will decrease to zero when the switches are turned off, which is the half period of the sinusoidal waveform. Therefore, the ZCS of all the switches is achieved in both turn on and turn off. The capacitor C_1 , C_2 and C_3 are charged in parallel in half-period with the sinusoidal current waveform when S_P is on. And they are discharged in series with the input voltage source in another half-period also in the sinusoidal shape when S_N is on. So, the current through the capacitor C_1 , C_2 , and C_3 is the sum of the current through the switch, which is a sinusoidal waveform.




Figure 3.8 Ideal waveforms of four-level ZCS voltage multiplier.

The capacitor C_4 is charged when other capacitors are in series with input voltage. And it is discharged to the load. So the current through capacitor C_4 is a sinusoid waveform when S_N is on with a negative dc output current offset. When S_P is on, the current through C_4 is the load current. When the capacitor is charged, the current is positive; when the capacitor discharges, the current is negative. The voltage across the capacitor C_1 , C_2 and C_3 has a dc offset of input voltage with a sinusoidal ripple. The voltage ripple is determined by the capacitor current and capacitance. The voltage across the capacitor C_4 has a dc offset of four times input voltage with voltage ripple also determined by the capacitor current and capacitance. The operation of the circuit can be described in two states as shown in Figure 3.9 and Figure 3.10 with different switch is turned on.




Figure 3.9 Operation modes state I S_P is on.




Figure 3.10 Operation modes state II S_N is on.

3.3.1.1 State I $[t_0, t_1]$

Figure 3.9 shows the state when S_P is turned on at $t = t_0$ while S_N is off. During this state C_1 , C_2 and C_3 are charged by V_{in} . Figure 3.11 shows the three simplified equivalent circuits of state I. Figure 3.11(a) shows the situation when V_{in} , L_{S2} , S_{P1} , C_1 and S_{P2} form a resonant loop. Figure 3.11(b) shows the situation when V_{in} , L_{S4} , S_{P3} , C_2 and S_{P4} form a resonant loop. Figure 3.11(c) shows the situation when V_{in} , L_{S6} , S_{P5} , C_3 and S_{P6} form a resonant loop. Because of the presence of the stray inductance L_S , before the switch is turned on, the current through L_S already decreases to zero. The current through S_P will increase from zero when the switch is turned on, so S_P is turned on at zero current. For the case shown in Figure 3.11(a), after L_{S2} and C_1 resonate for half cycle, the current through S_{P1} and S_{P2} falls to zero. Therefore S_{P1} and S_{P2} turn off at zero current. Similarly, for the case shown in Figure 3.11(b) and Figure 3.11(c) the current through S_{P3} , S_{P4} , S_{P5} and S_{P6} will realize zero current turn on and turn off too. So, ZCS is achieved on all the switches. The required stray inductance value is the same for the three circuit and is easy to be achieved by the circuit layout due to the symmetry of the circuit, assuming the capacitance are the same.

Without loss of generality, the following assumptions have been made for the analysis: all the switches are ideal, i.e. no conduction resistance is considered; input voltage source is ideal, i.e. constant and no internal impedance; the capacitor ESR is zero. Assuming $C_1 = C_2 = C_3 = C_4$, so in order to have the same resonant frequency, $L_{S1} = L_{S2} = L_{S3} = L_{S4} = L_{S5} = L_{S6} = L_{S7}$.




Figure 3.11 Simplified equivalent circuits of state I

The state equations of Figure 3.11(a) are

$$V_{in} = L_{S2} \frac{di_{L_{S2}}}{dt} + v_{C1} \quad (3.1)$$

$$i_{L_{S2}} = C_1 \frac{dv_{C1}}{dt} \quad (3.2)$$

The solutions are:

$$i_{S2}(t) = \frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (3.3)$$

$$v_{C1}(t) = V_{in} - \frac{\pi P_o}{4V_{in} C_1 \omega_r} \cos \omega_r t \quad (3.4)$$

Where V_{in} is the value input voltage, L_{S2} is the value of stray inductance, ω_r is the resonant frequency equals to $1/\sqrt{L_{S1}C_1}$, and P_o is the output power. After half cycle, the capacitor voltage is charged to:

$$v_{C1}(t_1) = V_{in} + \frac{\pi P_o}{4V_{in} C_1 \omega_r} \quad (3.5)$$

The capacitor voltage ripple is:

$$\Delta v_{C1} = \frac{\pi P_o}{4V_{in} C_1 \omega_r} \quad (3.6)$$

The state equations of Figure 3.11(b) and Figure 3.11(c) are similar to the state equations of Figure 3.11(a). The voltage across C_2 and C_3 are exactly the same as the voltage across C_1 . The voltage ripple of C_2 and C_3 are also the same as Δv_{C_1} .

3.3.1.2 State II [t_1, t_2]

Figure 3.10 shows the state when S_N is turned on at $t = t_1$ while S_P is off. During this state, C_4 is charged by the V_{in} . C_1 , C_2 and C_3 in series. Figure 3.12 shows the simplified equivalent circuits of state II. It shows the situation when V_{in} , L_{S1} , S_{N1} , C_1 , L_{S3} , S_{N2} , C_2 , L_{S5} , S_{N3} , C_3 , L_{S7} , S_{N4} , and C_4 form a resonant loop. Similar as the last state, because of the presence of the L_S , the current through S_N will also increase its value from zero in a resonant manner. The zero current turn-on of S_N can be achieved. After stray inductance L_{S1} , L_{S3} , L_{S5} and L_{S7} in series resonate with capacitor C_1 , C_2 , C_3 and C_4 in series for half cycle at $t = t_2$, S_{N1} , S_{N2} , S_{N3} and S_{N4} will have a zero current turn-off when the current through them decreases to zero. Hence, zero current switching can be achieved on these switches.




Figure 3.12 Simplified equivalent circuits of state II

The state equations of Figure 3.12 are:

$$V_{in} + v_{C1} + v_{C2} + v_{C3} = 4L_{S1} \frac{di_{LS1}}{dt} + v_{C4} \quad (3.7)$$

$$i_{LS1} = C_4 \frac{dv_{C4}}{dt} \quad (3.8)$$

The solutions are:

$$v_{C4}(t) = 4V_{in} - \frac{\pi P_o}{4V_{in} C_4 \omega_r} \cos \omega_r t \quad (3.9)$$

$$i_{LS1}(t) = \frac{\pi P_o}{4V_{in}} \sin \omega_r t \quad (3.10)$$

After half cycle, the capacitor voltage is charged to

$$v_{C4}(t_2) = 4V_{in} + \frac{\pi P_o}{4V_{in} C_4 \omega_r} \quad (3.11)$$

The capacitor voltage ripple is:

$$\Delta v_{C4} = \frac{\pi P_o}{4V_{in} C_4 \omega_r} \quad (3.12)$$

All the capacitors have the same voltage ripple and the voltage ripple depends on the output power, input voltage, capacitance and the resonant frequency.

3.3.2 ZCS voltage doubler

Figure 3.7 shows the two-level ZCS generalized multi-level switched-capacitor dc-dc converter an example. This circuit can be also called as the ZCS voltage doubler in short, because this circuit works as a two times step-up dc-dc converter. V_{in} represents the ideal input voltage source. L_S represents the equivalent stray inductance present in the circuit. L_{S1} , L_{S2} , L_{S3} and L_{S4} can be considered as the stray inductance in series with the switch during the circuit layout. S_P and S_N are the same switching devices controlled complementary at 50% duty cycle. C_1 and C_2 are the capacitors with the average voltage the same as the input voltage.

Because of the symmetry of the circuit, the distributed stray inductance L_{S1} , L_{S2} , L_{S3} and L_{S4} can be replaced with an equivalent stray inductance L_S in the input side shown in Figure 3.14 for the analysis convenience. Only one equivalent stray inductance L_S is needed to represent the total stray inductance in two resonant loop.




Figure 3.13 ZCS voltage doubler main circuit.




Figure 3.14 ZCS voltage doubler topology simplification.

Figure 3.15 shows the idealized waveform of proposed ZCS voltage doubler under steady-state conditions. The gate signal of switch S_P and S_N is complementary, and duty cycle is 50%. Assume input voltage is an ideal voltage source. By considering the equivalent stray inductance in the input side, when the switches are turned on, the current through the stray inductance, capacitors and the switch will begin to resonate from zero. By adjusting switching frequency to the resonant frequency, the current through switches S_P , S_N and stray inductance will decrease to zero when the switches are turned off, which is the half period of the sinusoidal waveform. Therefore, the ZCS of all the switches is achieved in both turn on and turn off. The capacitor C_1 and C_2 are charged in each half-period with the sinusoidal current waveform when S_P or S_N is on. And they are always discharged in series So, the current through the capacitor C_1 , and C_2 , is the current through the switch subtracts the output current. The output voltage ripple is half of the voltage ripple of the capacitor, because of the 180 degree phase shift of the capacitor voltage ripple. The capacitor voltage ripple will cancel with each other. The operation of the circuit can

be described in two states as shown in Figure 3.16 and Figure 3.17 with different switch is turned on.




Figure 3.15 Ideal waveforms of ZCS voltage doubler.




Figure 3.16 Operation modes of state I when S_P is on.




Figure 3.17 Operation modes of state II when S_N is on.

3.3.2.1 State I [t_0, t_1]

Figure 3.16 shows the state when S_P is turned on at $t = t_0$ while S_N is off. During this state C_1 is charged by V_{in} . Figure 3.18 shows the simplified equivalent circuits of state I. It shows the situation when V_{in} , L_S , S_{P1} , C_1 and S_{P2} form a resonant loop. Because of the presence of the stray inductance L_S , before the switch is turned on, the current through L_S already decreases to zero. The current through S_P will increase from zero when the switch is turned on, so S_P is turned on at zero current. After L_S and C_1 resonate for half cycle, the current through S_{P1} and S_{P2} falls to zero. Therefore S_{P1} and S_{P2} turn off at zero current. So, ZCS is achieved on all the switches.




Figure 3.18 Simplified equivalent circuits of state I

Without loss of generality, the following assumptions have been made for the analysis: all the switches are ideal, i.e. no conduction resistance is considered; input voltage source is ideal, i.e. constant and no internal impedance; the capacitor ESR is zero. Assume $C_1 = C_2$. The state equations of Figure 3.18 are:

$$V_{in} = L_S \frac{di_{L_S}}{dt} + v_{C_1} \quad (3.13)$$

$$i_{L_S} = C_1 \frac{dv_{C_1}}{dt} + I_o \quad (3.14)$$

$$-I_o = C_2 \frac{dv_{C_2}}{dt} \quad (1.15)$$

$$I_o = \frac{P_o}{2V_{in}} \quad (1.16)$$

And the solutions are:

$$v_{C_1}(t) = V_{in} - \frac{\pi P_o}{2V_{in}C_1\omega_r} \cos \omega_r t \quad (3.17)$$

$$v_{C_2}(t) = -\frac{P_o}{2V_{in}C_2}t + V_{in} + \frac{\pi P_o}{2V_{in}C_2\omega_r} \quad (1.18)$$

$$i_{L_S}(t) = \frac{\pi P_o}{2V_{in}} \sin \omega_r t \quad (3.19)$$

Where V_{in} is the value input voltage, L_S is the value of stray inductance, ω_r is the resonant frequency equals to $1/\sqrt{L_S C_1}$, and P_o is the output power. After half cycle, the capacitor voltage is charged to:

$$v_{C_1}(t_1) = V_{in} + \frac{\pi P_o}{2V_{in}C_1\omega_r} \quad (3.20)$$

The capacitor voltage ripple is:

$$\Delta v_{C_1} = \frac{\pi P_o}{2V_{in}C_1\omega_r} \quad (3.21)$$

3.3.2.2 State II [t_1, t_2]

Figure 3.17 shows the state when S_N is turned on at $t = t_1$ while S_P is off. During this state C_2 is charged by V_{in} . C_1 and C_2 in series form the output current. Figure 3.19 shows the simplified equivalent circuits of state II. It shows the situation when V_{in} , L_S , S_{N1} , C_2 and S_{N2}

form a resonant loop. Because of the presence of the stray inductance L_S , before the switch is turned on, the current through L_S already decreases to zero. The current through S_N will increase from zero when the switch is turned on, so S_N is turned on at zero current. After L_S and C_2 resonate for half cycle, the current through S_{N1} and S_{N2} falls to zero. Therefore S_{N1} and S_{N2} turn off at zero current. So, ZCS is achieved on all the switches. The state equations of Figure 3.19 are:

$$V_{in} = L_S \frac{di_{L_S}}{dt} + v_{C_2} \quad (3.22)$$

$$i_{L_S} = C_2 \frac{dv_{C_2}}{dt} + I_o \quad (3.23)$$

And the solutions are:

$$v_{C_2}(t) = V_{in} - \frac{\pi P_o}{2V_{in}C_1\omega_r} \cos \omega_r t \quad (3.24)$$

$$i_{L_S}(t) = \frac{\pi P_o}{2V_{in}} \sin \omega_r t \quad (3.25)$$

After half cycle, the capacitor voltage is charged to:

$$v_{C_2}(t_2) = V_{in} + \frac{\pi P_o}{2V_{in}C_1\omega_r} \quad (3.26)$$

The capacitor voltage ripple is:

$$\Delta v_{C_2} = \frac{\pi P_o}{2V_{in}C_1\omega_r} \quad (3.27)$$

The soft switching conditions in both states is $f_s = f_r$, where f_s is the switching frequency and f_r is the resonant frequency.




Figure 3.19 Simplified equivalent circuits of state II

3.4 Design Considerations

3.4.1 ZCS voltage multiplier

The 160 W four-level ZCS voltage multiplier design procedure is shown here as an example.

The specification of the prototype converter is $V_{in}=5$ V, $V_o=20$ V, $P_o=160$ W, $f_s=70.4$ kHz.

3.4.1.1 Capacitance

Capacitance value should be chosen according to the voltage ripple.

$$C = \frac{\pi P_o}{4V_{in}\Delta v_C \omega_r} \quad (3.28)$$

Because of the special structure of the circuit, the voltage ripple across all the capacitors is the same. And the value of the voltage ripple is determined by the output power, input voltage, capacitance and the resonant frequency. The capacitor voltage ripple should be chosen smaller than the input voltage to prevent the voltage across the capacitor from resonating to the negative region and lose the zero current switching. That means, the capacitors should have a positive dc

voltage offset. The output voltage ripple is two times smaller than the capacitor voltage ripple because of the 180 degrees phase shift operation of switches.

The output ripple is chosen around 6% of output voltage. So the capacitor voltage ripple is 12% of the capacitor voltage. According to the (3.28), the capacitance is chosen 47 μF in the simulation.

3.4.1.2 Stray inductance

The circuit layout should be designed carefully, in order to make the stray inductance of each equivalent circuit equal. In case the stray inductance is not equal or large enough, small air cores can be inserted to equalize the stray inductance. The switching frequency can be adjusted according to the stray inductance present in the circuit if the circuit layout is already fixed. Required stray inductance for ZCS can be determined by the following equation, using the equivalent circuit shown in Figure 3.11.

$$L_{S2} = \frac{1}{C_1(2\pi f_S)^2} \quad (3.29)$$

Considering the output current influence, required stray inductance for L_{S1} , L_{S3} , L_{S5} and L_{S7} are a little bit smaller than the stray inductance of L_{S2} , L_{S4} and L_{S6} . So in the design, attention should be paid in order to achieve the ZCS of all the switches.

3.4.1.3 Switching frequency

Switching frequency should be set the same as resonant frequency in order to promise the zero current switching. Usually, the stray inductance of the circuit is already determined when the circuit layout is finished. The capacitance is also determined by the required voltage ripple. Assume the air core inductor is used, and the stray inductance of all the parallel charging loop is equalized. The stray inductance for the series loop is also chosen properly. The switching

frequency can be twisted by monitoring the power device current when the switch is turned off. The switching frequency should be set exactly at the point when the switch current resonates to zero when the switch is turned off.

3.4.2 ZCS voltage doubler

The 480 W ZCS voltage doubler design procedure is shown here as an example. The specification of the prototype converter is $V_{in}=12$ V, $V_o=24$ V, $P_o=480$ W, $f_s=44.2$ kHz.

3.4.2.1 Capacitance

Capacitance value should be chosen according to the voltage ripple.

$$C = \frac{\pi P_o}{2V_{in}\Delta v_C \omega_r} \quad (3.30)$$

Because of the special structure of the circuit, the voltage ripple across all the capacitors is the same. And the value of the voltage ripple is determined by the output power, input voltage, capacitance and the resonant frequency. The capacitor voltage ripple should be chosen smaller than the input voltage to prevent the voltage across the capacitor from resonating to the negative region and lose the zero current switching. That means, the capacitors should have a positive dc voltage offset. The output voltage ripple is two times smaller than the capacitor voltage ripple because of the 180 degrees phase shift operation of the switches.

The output ripple is chosen around 8% of output voltage. So the capacitor voltage ripple is 40% of the capacitor voltage. According to the (3.30), the capacitance is chosen 47 μ F in the simulation.

3.4.2.2 Stray inductance

The circuit layout should be designed carefully, in order to make the stray inductance of each equivalent circuit equal. Assume all the stray inductance in the circuit is equalized. And the

required stray inductance can be satisfied by using proper input inductance. Required stray inductance for ZCS can be determined by the following equation, using the equivalent circuit shown in Figure 3.18.

$$L_S = \frac{1}{C_1(2\pi f_S)^2} \quad (3.31)$$

3.4.2.3 Switching frequency

Switching frequency should be set the same as resonant frequency in order to promise the zero current switching. Usually, the stray inductance of the circuit is already determined when the circuit layout is finished. The capacitance is also determined by the required voltage ripple. Assume the air core inductor is used for the input inductance, and the switching frequency can be determined by the input inductance value. If the input inductance is determined, the switching frequency can be twisted by monitoring the power device current when the switch is turned off. The switching frequency should be set exactly at the point when the switch current resonates to zero when the switch is turned off.

3.5 Simulation and Experiment Results

3.5.1 ZCS voltage multiplier

Figure 3.20 shows saber simulation waveforms of a 160 W four-level ZCS voltage multiplier, where V_p and V_n are the switch gate-source control voltage, V_{ds_Sp} and V_{ds_Sn} are the switch drain-source voltage, I_{Sp} and I_{Sn} are the switch drain-source current. $I_{C1,2,3}$ is the current through capacitor C_1 , C_2 and C_3 . I_{C4} is the current through capacitor C_4 . $V_{C1,2,3}$ is the voltage across the capacitor C_1 , C_2 and C_3 . V_{in} is the input voltage. V_o is the output voltage or the voltage across the capacitor C_4 . The input voltage is 5 V. Switching frequency is about 70

kHz. Capacitance is $47 \mu\text{F}$ and stray inductance $L_{S2} = L_{S4} = L_{S6} = 108 \text{ nH}$
 $L_{S1} = L_{S3} = L_{S5} = L_{S7} = 98 \text{ nH}$. The simulation results is consistent with the theoretical analysis, which verifies the above analysis.

3.5.2 ZCS voltage doubler

Figure 3.21 and Figure 3.22 shows saber® simulation waveforms of a 480 W ZCS voltage doubler, where S_p and S_n are the switch gate-source control voltage, V_{ds_Sp1} , V_{ds_Sn1} , V_{ds_Sp2} , V_{ds_Sn2} are the switch drain-source voltage of switch S_{P1} , S_{N1} , S_{P2} and S_{N2} . $I_{_Sp1}$ and $I_{_Sn1}$ are the switch drain-source current of switch S_{P1} and S_{N1} . The current through S_{P2} is the same as S_{P1} , the current through S_{N2} is the same as S_{N1} . I_{in} is the current through the input stray inductance L_S . $I_{_C1}$ and $I_{_C2}$ are the current through capacitor C_1 and C_2 . $V_{_C1}$ and $V_{_C2}$ are the voltage across the capacitor C_1 and C_2 . V_{in} is the input voltage. V_o is the output voltage. The input voltage is 12 V. Switching frequency is about 44 kHz. Capacitance is $52.6 \mu\text{F}$ and stray inductance $L_S = 110 \text{ nH}$. The simulation results is consistent with the theoretical analysis, which verifies the above analysis.

In the 480 W ZCS voltage doubler prototype, the switching devices are two 30 V 180 A MOSFETs IPB009N03L from infineon connected in parallel. Resonant capacitor are ten 100 V $4.7 \mu\text{F}$ MLCC capacitors C5750X7R2A475K from TDK connected in parallel. Input capacitor are twelve 16 V $470 \mu\text{F}$ conductive polymer aluminum solid electrolytic capacitors PLG1C471MDO1 from nichicon connected in parallel. Gate drive voltage is 7 V.




Figure 3.20 Simulation results of 160 W ZCS voltage multiplier.




Figure 3.21 Simulation results of 480 W ZCS voltage doubler.




Figure 3.22 Simulation results of 480 W ZCS voltage doubler.

Figure 3.23 and Figure 3.24 show the experiment waveforms of the 480 W ZCS voltage doubler prototype with the parts mentioned above. Figure 3.23 shows the complementary gate

drive signals of S_P and S_N with duty cycle about 49% due to some dead time. V_{GS_SP} and V_{GS_SN} are the complementary gate-source control voltage.




Figure 3.23 Gate drive signal of ZCS voltage doubler

Figure 3.24 shows the voltage waveforms of S_{P2} and input current waveforms. V_{GS_SP} is the gate-source voltage of S_{P2} , V_{DS_SP} is the drain-source voltage of S_{P2} and I_{IN} is the current through input stray inductance L_S . The resonant current waveform realizing ZCS is shown. Because the sum of the switch current is input current and the input current is critical discontinuous sinusoid waveform, the switch current is also zero when the switches are turned on and turned off. From the experiment results, we can derive that all the switches can achieve ZCS in both turn on and turn off.




Figure 3.24 Switch voltage and input current waveform of ZCS voltage doubler

3.6 Conclusion

In this chapter, A Family of zero current switching switched-capacitor dc-dc converters has been proposed. By eliminating the bulky, lossy inductive component with a magnetic core, the converter is able to operate at very high temperatures with high efficiency. By using a soft-switching strategy, switching loss has been minimized and EMI has been restricted; the size of capacitors has been reduced, making the converter small and light. Owing to the proposed utilization of distributed stray inductance or distributed air core inserting technique, the big inductor is avoided to achieve ZCS. Hence, the proposed ZCS switched-capacitor converter family shows great potential in high temperature, high power future automotive applications.

CHAPTER 4

Multiphase Multilevel Modular DC-DC Converter for High Current High Gain TEG Application

This chapter presents a family of high efficiency zero current switching (ZCS) switched-capacitor (SC) dc-dc converters for high current high voltage gain TEG application. Compared with the traditional hard switching switched-capacitor circuits, the proposed circuit achieves ZCS for all the switches; thus minimizes the switching loss and EMI noise. The huge electrolytic capacitor bank existing in the hard switching SC circuit, which is used to reduce the voltage ripple and achieve high efficiency, is eliminated. The low capacitance ceramic capacitor is utilized instead. Different from other ZCS SC circuits that insert a magnetic core, the proposed circuit utilizes stray inductance present in the circuit to achieve ZCS, thus leading to small size, low cost and high reliability features. The proposed circuit also owns continuous input current and low output voltage ripple features. So the power loss related to the input capacitor can be minimized. By using the proposed topology, high efficiency and high power density SC dc-dc converters could be made for high current and high voltage gain TEG application. Simulation and experimental results are given to demonstrate the validity and features of the proposed topology.⁴

4.1 Background

⁴This work has been presented in part in *Energy Conversion Congress and Exposition, 2010. ECCE 2010. IEEE*, Atlanta, 2010. And published in part in *IEEE Transactions on Industry Application*

Thermoelectric (TE) module is a solid-state energy conversion device. It can convert thermal energy from a temperature gradient into electric energy as a power generator, which is usually called thermoelectric power generator (TEG). On the other hand, it can also generate a temperature gradient across the module when the electric power source is added, which can be used for cooling applications. This chapter will concentrate on the applications of TEG module. Since the 1960s, TEG module has been applied to the satellite power system in deep space [106-108], because it has long life, high reliability and small size features. But high cost and low conversion efficiency issues limited its application at that time. Recently, the high heat-to-electricity conversion efficiency TE materials [6, 7] have been developed. Due to the energy crisis, the efficient recycle of waste heat energy by TEG modules attracts more attention, especially in automotive industry [109]. By placing TEG modules around the exhaust pipe, the waste heat can be harvested and recycled to power the accessory electric loads of the vehicle, such as air conditioner, etc.

TE couple is the basic structure of a TEG module, it is composed of a p -type and an n -type semiconductor pellet connected together. One TEG module usually consists of N pairs of TE couplers connected electrically in series and thermally in parallel. Figure 4.1 shows the basic structure of one typical TEG module in a waste heat harvest system with two TE couplers connected in series. Exhaust pipe and heat sink can be applied across the TEG module to provide the temperature gradient. Electrically isolated and thermally conducted ceramic material should be inserted between these things, as shown in Figure 4.1. As a result, current can be generated through the TEG module to power the external load. The electrical model of TEG module can be treated as a voltage source with internal resistance [9, 110]. Figure 4.2 shows the typical steady-state voltage and power versus current curve of TEG module in three temperature gradient

situations. With the increase of temperature difference, the output voltage and output power of TEG module will increase.




Figure 4.1. One typical TEG module in a waste heat harvest system with two TE couplers connected electrically in series and thermally in parallel.




Figure 4.2. TEG module steady state V/I and P/I characteristics in three different temperature gradient

To output the same amount of power, TEG modules could have different output voltage and current combinations. It could output either high voltage with low current or high current with low voltage. Due to the low output voltage of each TE couple, a TEG module with high output voltage and low current means many small semiconductor pellets have to be connected in series. And this will increase the internal impedance of the TEG module and the difficulty of manufacture, which will undoubtedly reduce the reliability of the whole module. At the same time, a TE couple with bigger semiconductor pellet is able to output higher current and is easier to manufacture. Therefore, using bigger semiconductor pellet and less TE couples connected in series to produce TEG module is preferred in industry. This fabrication technique will reduce the internal impedance of the TEG module; increase the conversion efficiency and the reliability. In this case, the produced TEG modules will have high output current and low output voltage features [6, 7].

4.2 Introduction

Recently, TEG module as a renewable energy source for automotive industry is becoming more and more popular. It has low noise, small size and high reliability features. As aforementioned, low output voltage with high output current TEG module is preferred in terms of performance and fabrication. Therefore, to power the automotive load, a low input voltage, high input current with high voltage gain dc-dc converter interface is required. With the development of SiC switching devices and ceramic capacitors, high temperature components will be available (above 250 °C) except magnetic cores [83]. Magnetic-less high voltage gain SC dc-dc converters are becoming more attractive for the automotive application than the traditional counterparts in terms of size and high temperature operation. Traditional SC dc-dc converters

have been investigated since the 1970s, mainly in low power conversion area [73, 75, 76, 101, 104, 111-113].

However, for traditional SC dc-dc converters, high voltage spike and EMI problems are common. Moreover, when switching frequency is increased, the switching loss becomes more and more serious. In order to solve the voltage spike problem as well as to reduce the EMI and switching loss of SC dc-dc converter, many ZCS type SC dc-dc converters have been proposed, which use an inserted inductor resonating with capacitor [84-88, 103]. The ZCS of the main switching devices can be achieved by the aforementioned method. Nevertheless, inserting a relatively big magnetic core to the SC circuit loses the original intention of developing the magnetic-less, small size high temperature operation converter, which will also limit its application areas [92, 93].

In the high power utility application and medium voltage drive areas, the multilevel inverter have been investigated thoroughly in the last thirty years [114-128]. The basic module of the multilevel inverter can also be considered as a SC circuit. By configuring the multilevel inverter properly, a multilevel dc-dc converter for high power high current automotive application can be achieved [81-83, 94-97, 102]. To reduce the switch current stress and to increase the converter voltage gain, a multilevel modular SC dc-dc converter has been proposed recently [78-80, 98-100, 129-132]. However, for the above multilevel dc-dc converters, huge capacitor banks with high capacitance have to be employed to achieve high efficiency [82, 95, 96, 102]. A ZCS multilevel modular switched-capacitor dc-dc converter (ZCS-MMSCC) has been proposed by utilizing the distributed stray inductance in the circuit to achieve ZCS and reduce the capacitor size [133-135]. But this converter has discontinuous input current with huge current ripple. The power loss related to the input capacitor bank is becoming a major part when the input current is

increased. Besides, this converter cannot be simply put in parallel and operate at an interleaved manner to reduce the input current ripple.

This chapter presents a multiphase NX (with conversion ratio equals to N) ZCS-MMSCC with continuous input current and reduced output voltage ripple. By operating each phase with correct phase shift angle, the input current becomes continuous, which means the input current ripple can be reduced significantly. Therefore, the power loss of the input capacitor can be minimized. The huge input capacitor bank of traditional ZCS-MMSCC, which is used to meet high capacitor ripple current and thermal requirement, could be eliminated. Output capacitor current ripple and voltage ripple are also reduced due to the interleaving operation. By using the proposed circuit, smaller size, higher efficiency with higher input current and higher power dc-dc converter could be built. A 630 W prototype of the proposed circuit has been built to confirm the operation. Simulation and experimental results are given to demonstrate the validity and features of the proposed circuit. Efficiency curve comparison of traditional ZCS-MMSCC and proposed converter is also provided. By using the similar idea, of multiphase ZCS-MMSCC, multiphase ZCS voltage multiplier is also proposed in this chapter. The detailed operation of multiphase ZCS voltage multiplier will not be discussed, since its operation is very similar to multiphase ZCS-MMSCC.

4.3 Proposed Circuit and Operation Principles

4.3.1 Multiphase ZCS-MMSCC with continuous input current

Figure 4.3 shows the circuit diagram of the proposed m-phase NX ZCS-MMSCC. This circuit can be considered as the combination of m phases ($m > 2$) interleaved traditional ZCS-MMSCCs with one extra switch in each phase and one extra output capacitor. The control signal of each phase should be $2\pi/m$ degrees phase shifted from each other. For the current ripple

cancellation purposes, the phase number m should be larger than two. Compared to the traditional ZCS-MMSCC, the input current rating of the proposed circuit can be increased by m times with reduced input current ripple. Therefore, the current stress of the input capacitor C_{in} can be reduced, the huge input capacitor bank existed in traditional ZCS-MMSCC to sustain the huge input current ripple can be avoided. The input current ripple and input capacitor size reduction with different interleaving phases will be discussed in detail in next section. By using one extra switch in each phase with interleaving operation, the output capacitor current ripple can also be reduced. So the output capacitor design can be decoupled with the capacitors in the resonant network. The low capacitance and low ESR multilayer ceramic (MLCC) capacitor could also be used for the output capacitor to achieve low output voltage ripple. Similar to the traditional ZCS-MMSCC, all the switches of the proposed circuit can also achieve ZCS utilizing the stray inductance present in the circuit. The required stray inductance for resonant for the first and last stage is the same, while all the other stages are the same. When the conversion ratio equals to N , the total device number is $m(3N-1)$.

Figure 4.4 shows the four-phase 4X ZCS-MMSCC as an example for detail analysis.

4.3.2 Multiphase ZCS voltage multiplier with continuous input current

Figure 4.5 shows a four-level ZCS voltage multiplier with continuous input current main circuit as an example. Similar to the ZCS-MMSCC with continuous input current this circuit also works as a four times step-up converter. Four phase ZCS voltage multipliers are connected in parallel with the same input voltage source. Each phase is controlled with 90 degrees phase shift. Only four different control signals are needed because of the special structure of the ZCS voltage multiplier. One extra switch is added in each phase of the ZCS voltage multiplier, which are S_{P7} ,

S_{N11} , S_{B7} , and S_{R11} . The added switches are also controlled with 90 degrees phase shift and ZCS can be also achieved.

One output capacitor with higher capacitance is added to reduce the output voltage ripple. The output capacitor with higher capacitance can be treated as a voltage source considering the resonant of stray inductance of the added switch and original output capacitor of ZCS voltage multiplier to achieve the ZCS of the added switches. The required stray inductance of the extra switch to achieve the ZCS is the same with all the other equivalent stray inductance, for example,

$$L_{S8} = L_{S1} = L_{S2}$$




Figure 4.3. Proposed multiphase NX ZCS multilevel modular SC dc-dc converter main structure.




Figure 4.4 Four-phase 4X ZCS multilevel modular SC dc-dc converter main structure.




Figure 4.5 Proposed ZCS voltage multiplier with continuous input current main circuit

4.4 Operation Principles

Multi-phase ZCS-MMSCC is used as an example for the operation principles analysis,

Figure 4.6 shows the ideal steady state waveforms of the proposed circuit (Figure 4.4).




Figure 4.6. Ideal waveforms of proposed four-phase 4X ZCS-MMSCC

The gate signal of switch S_P and S_N is complementary with 50% duty cycle, while the gate signal of switch S_B and S_R is also complementary with 50% duty cycle. The four different gate signals can be generate by one signal with 90 degrees phase shift from each other. $V_{GS_S_P}$, $V_{GS_S_N}$, $V_{GS_S_B}$, and $V_{GS_S_R}$, as shown in Figure 4.6 are the gate drive signals of the corresponding devices. $V_{DS_S_P}$, $V_{DS_S_N}$, $V_{DS_S_B}$, and $V_{DS_S_R}$ are the ideal drain to source voltage waveforms of corresponding devices. Assume input and output capacitors to be ideal voltage sources. Assume that the capacitor ESR and the switch turn-on resistance in each loop are small enough to be neglected. When the switches are turned on, the current through the stray inductance present in the circuit, capacitors and the switches will begin to resonate from zero. By adjusting switching frequency to the resonant frequency of the stray inductance L_S and the capacitor, the current through all the switches in the circuit will decrease to zero when the switches are turned off. And the current through the switches forms half period of the sinusoidal waveform. $I_{D_S_P}$, $I_{D_S_N}$, $I_{D_S_B}$ and $I_{D_S_R}$, as shown in Figure 4.6 are the ideal waveforms of switch drain current. So, the current through the switches in both turn on and turn off transition will be zero. Because the circuit has four phases, in each switching state, there are always two different switches conducting with current waveforms 90 degrees shift from each other. And the input current can be considered as the sum of the current of all the equivalent sub-circuits. Therefore, the input current becomes continuous due to the four-phase interleaving operation, and the input current ripple is reduced by five times. Figure 4.7 and Figure 4.8 show the equivalent sub-circuit of one phase of the proposed circuit, as shown in Figure 4.4. The state equations are similar to ZCS-MMSCC [134, 135], except the stray inductance L_{S15} should be the same with L_{S11} , because only one capacitor is in the resonant loop.




Figure 4.7. Simplified equivalent circuits of state I and II of the first phase with switch S_P turned on.




Figure 4.8. Simplified equivalent circuits of state III and IV of the first phase with switch S_N turned on.

4.5 Current Ripple Comparison and Power Loss Analysis

In this section, the input current ripple of traditional ZCS-MMSCC and the proposed multiphase NX ZCS-MMSCC will be calculated and compared. The input capacitor size reduction due to the capacitor RMS current reduction will also be compared and summarized. Finally, the converter efficiency improvement of the proposed circuit will be estimated and compared with the traditional ZCS-MMSCC.

In the following analysis, assume the converter power rating to be 500 W; the input voltage to be 5 V, the input average current to be 100 A and all the components are ideal.

4.5.1 Multiphase ZCS-MMSCC

Assume both converters are 500 W with 5 V input voltage, and all the components are ideal

4.5.1.1 Traditional ZCS-MMSCC input current ripple and the input capacitor power loss calculation.

For the traditional ZCS-MMSCC, the input current can be considered as rectified sinusoid waveform with only positive side [134, 135]. So, the input current can be expressed with the function $I_{in1} = A_1 \sin \theta$, $\theta \in [0, \pi]$. Because the average input current is $I_{in1_ave} = 100 A$, the

input current amplitude can be calculated using integration $\frac{1}{\pi} \int_0^{\pi} A_1 \sin \theta d\theta = 100 A$. The input

current amplitude can be calculated as $A_1 = 50\pi \approx 157 A$. Because the shape of the input current was sinusoid in half cycle, the input current ripple $I_{in1_ripple} = A_1 \approx 157 A$. The current follow

into the input capacitor should be the input current minus the dc component, which can be

calculated as, $I_{in1_RMS} = \sqrt{\frac{1}{\pi} \int_0^{\pi} (I_{in1} - I_{in1_ave})^2 d\theta} = \sqrt{\frac{1}{\pi} \int_0^{\pi} (50\pi \sin \theta - 100)^2 d\theta} = 48.3 A$.

So, the power loss of the input capacitor can be calculated, $Loss_1 = I_{in1_RMS}^2 ESR$. ESR is the input capacitor equivalent series resistance.

4.5.1.2 Proposed four-phase NX ZCS-MMSCC input current ripple and the input capacitor power loss calculation.

For the proposed four-phase NX ZCS-MMSCC, the input current is continuous due to the interleaving technique. The input current in a quarter period can be considered as a part of the sinusoid waveform with only top part in the quarter period. So, the input current in a quarter

period can be expressed with the function, $I_{in2} = B_1 \sin \theta$, $\theta \in \left[\frac{\pi}{4}, \frac{3\pi}{4} \right]$. Because the average

current is also $I_{in2_ave} = 100 A$, the input current amplitude can be calculated using the

integration $\frac{2}{\pi} \int_{\pi/4}^{3\pi/4} B_1 \sin \theta d\theta = 100 A$, the input current amplitude can be calculated as

$B_1 = \frac{50\pi}{\sqrt{2}} \approx 111 A$. The input current ripple can be calculated as,

$I_{in2_ripple} = B_1 \left(\sin \frac{\pi}{2} - \sin \frac{\pi}{4} \right) = \frac{50\pi}{\sqrt{2}} \left(1 - \frac{\sqrt{2}}{2} \right) \approx 32.5 A$. Similarly, the RMS value of the input

capacitor current can be calculated as, $I_{in2_RMS} = \sqrt{\frac{2}{\pi} \int_{\pi/4}^{3\pi/4} (I_{in2} - I_{in2_ave})^2 d\theta}$. By plug in

the number to this equation, the input capacitor current RMS value is

$I_{in2_RMS} = \sqrt{\frac{2}{\pi} \int_{\pi/4}^{3\pi/4} \left(\frac{50\pi}{\sqrt{2}} \sin \theta - 100 \right)^2 d\theta} = 9.7 A$, which is about 20% of I_{in1_RMS} . So, the

loss of the input capacitor is $Loss_2 = I_{in2_rms}^2 ESR$. So the power loss related to the input

capacitor is reduced to $P_{reduce_ratio} = Loss_2 / Loss_1 = I_{in2_rms}^2 / I_{in1_rms}^2 = 4\%$.

Hence, by using the proposed four-phase NX ZCS-MMSCC, the input current ripple can be reduced significantly; the RMS value of input capacitor current is reduced to 20%; and input capacitor ESR loss is reduced to 4%, which means much smaller capacitor bank could be adopted. The power loss related to the input capacitor bank is a big part of converter total power loss. By using multiphase interleaving technique, the input capacitor power loss is minimized, so the converter efficiency can be improved significantly. On the other hand, if a small input capacitor bank is employed, the converter power density is increased. The input capacitor design could be a trade-off of efficiency and power density.

4.5.1.3 Input current ripple and input capacitor power loss comparison with different phases.

By using the similar method aforementioned, the input current ripple, input capacitor power loss of single-phase, three-phase, five-phase and six-phase NX ZCS-MMSCC can also be calculated accordingly. Figure 4.9 shows the idealized input current waveforms of proposed multiphase converter with different phases interleaved together. The proposed single phase NX ZCS-MMSCC has the same input current ripple with traditional ZCS-MMSCC, so single-phase NX ZCS-MMSCC is used for input current ripple and input capacitor power loss comparison. Different from the traditional ZCS-MMSCC, the single-phase NX ZCS-MMSCC can achieve bidirectional operation while keeping the ZCS feature, because the output capacitor can be decoupled with the resonant switch-capacitor network. By moving the power source in parallel with the output capacitor, a single-phase NX ZCS-MMSCC step-down circuit can be achieved. However, the traditional ZCS-MMSCC output capacitor joins the resonant, so the power source cannot be added directly in parallel with the output capacitor, while still keeps the ZCS feature of all the switches. By using three phases, four phases, five phases, six phases, seven phases or eight phases, the input current ripple can be reduced to around 8.9%, 20%, 3.2%, 8.9% 1.6% and 5% respectively compared with single phase. The reason why the odd number phases interleaved together have smaller current ripple is because the input current ripple frequency is $2m\omega$, due to the circuit structure. On the other hand, if the circuit has even number phases, the input current ripple frequency is only $m\omega$. This is why the 3-phase NX ZCS-MMSCC has 6ω input current ripple, but the 4-phase NX ZCS-MMSCC has only 4ω current ripple. The proper number of phases operating interleaved should be determined by the particular application and input current rating. Obviously odd number phases interleaved NX ZCS-MMSCC has more advantages on

input current ripple and input capacitor power loss reduction. But even number phases interleaved NX ZCS-MMSCC can have less control signals. For a 3-phase NX ZCS-MMSCC, six different control signals are required; for the 4-phase situation, only four different signals are needed, as shown in Figure 4.6. Figure 4.10 shows the input current ripple, input capacitor power loss and input capacitor size comparison with different number of phases parallel together. The single phase situation is set as the base of comparison. The input capacitor power loss comparison, as shown in Figure 4.10 is derived by assuming all the circuits with different phases use the same input capacitor. The input capacitor size comparison, as shown in Figure 4.10 is derived by assuming all the input capacitors of each circuit with different phases have the same current ripple.




Figure 4.9. Input current ripple comparison with different phases interleaved.




Figure 4.10. Capacitor current ripple, loss and size comparison with different phases interleaved.

4.5.1.4 Converter power loss analysis and efficiency comparison.

Figure 4.11 shows the photo of a 630 W single-phase 12X ZCS-MMSCC prototype of the proposed circuit. The input voltage of the prototype is 5 V. The output voltage is about 60 V. The switching frequency is chosen to be around 70 kHz. The 50% duty cycle complementary gate signal is generated by using DSP TMS320LF2407A from TI for the debugging convenience purposes. Any analog PWM chips with two channel 50% duty cycle complementary output capability are able to provide the control signal for the circuit. The input capacitor is sixty-five capacitors in parallel, which is PLG1C471MDO1 from nichicon. The rated RMS current ripple of this capacitor is 5.4 A, and the ESR of this capacitor is 11 mΩ in 100 kHz . Two MOSFETs from Infineon (IPB009N03L) are used in parallel as switching devices. The rated voltage of the MOSFET is 30 V, the turn-on resistance is 0.95 mΩ. Ten 4.7 μF MLCC capacitors from TDK (C5750X7R2A475K) are used in parallel as the resonant capacitor. The ESR of this capacitor is

about $4 \text{ m}\Omega$ at 70 kHz . The stray inductance in the circuit is about 108 nH of the first stage and the last stage, and 216 nH of the other stages. The dimension of the prototype is $22 \text{ in} \times 3.5 \text{ in} \times 0.5 \text{ in}$. The gate drive board is separated for circuit debug convenience. The power density of the prototype is about 20 W/in^3 . For the debug convenience, the power density of the prototype is designed quite low. The power density of the proposed circuit can be designed much higher up to $(300 \text{ W/in}^3 \sim 2 \text{ kW/in}^3)$ [133, 136].




Figure 4.11. The photo of the prototype of proposed circuit

Figure 4.12 shows the 630 W single-phase 12X ZCS-MMSCC prototype power loss estimation by using the power loss equation (4.1). The power loss caused by input capacitor and other parts are separated and marked. The horizontal axis is the output power. The vertical axis is the increase of power loss. It can be shown that, the input capacitor power loss becomes more

and more dominant with the increase of input current rating. The detailed power loss equation derivation and verification have been proposed in [134] of the same author. Where P_{loss} is the total power loss, N_T is the voltage conversion ratio, P_{in} is the input power, R_{on} is the MOSFET turn-on resistance, V_{in} is the input voltage, V_{GS} is the gate drive voltage, Q_g is the total MOSFET gate charge, f_s is the switching frequency, R_{ESR} is the resonant capacitor ESR, R_{ESR_in} is the input capacitor ESR. Figure 4.13 shows the efficiency curve comparison of the 650 W four-phase 12X ZCS-MMSCC converter and traditional ZCS-MMSCC with the same power rating.




Figure 4.12. Traditional ZCS-MMSCC power loss comparison of input capacitor and other parts.




Figure 4.13. Proposed four-phase ZCS-MMSCC and traditional ZCS-MMSCC Efficiency curve comparison.

$$P_{loss} = (3N_T - 1) \left(\frac{\pi^2 P_{in}^2 R_{on}}{4N_T^2 V_{in}^2} + V_{GS} Q_g f_s \right) + \frac{\pi^2 P_{in}^2 R_{ESR}}{2N_T V_{in}^2} + \frac{\pi^2 P_{in}^2 R_{ESR_in}}{8V_{in}^2} \quad (4.1)$$

4.5.2 ZCS voltage multiplier type

4.5.2.1 Single-phase ZCS voltage multiplier input current ripple calculation

Assume $I_{in} = 3A_2 \sin \theta + A_2 \sin \theta$, ($\theta \in [0, \pi], \alpha \in [\pi, 2\pi]$), Because $I_{in_ave} = 100 A$ So,

$$\frac{1}{\pi} \int_0^{\pi} 3A_2 \sin \theta d\theta + \frac{1}{\pi} \int_{\pi}^{2\pi} A_2 \sin \theta d\theta = 100 \quad . \quad A_2 = 25\pi \approx 78.5 \quad , \text{ the input current ripple is}$$

$I_{in_3} = 3A_2 = 235.5 A$. The RMS value of the input current ripple is

$$I_{in_3_RMS} = \sqrt{\left(\frac{1}{\pi} \int_0^{\pi} (75\pi \sin \theta - 100)^2 d\theta + \frac{1}{\pi} \int_{\pi}^{2\pi} (-25\pi \sin \theta - 100)^2 d\theta \right) / 2} = 73.6 A .$$

So, the loss of the input capacitor is $Loss_3 = I_{in_3_RMS}^2 \cdot ESR$.

4.5.2.2 Four-phase ZCS voltage multiplier input current ripple calculation

Assume $I_{in} = B_2 \sin \theta$, $\theta \in [\pi/4, 3\pi/4]$, and $I_{in_ave} = 100A$. So, $\frac{2}{\pi} \int_{\pi/4}^{3\pi/4} B \sin \theta d\theta = 100$.

$B_2 = 50\pi / \sqrt{2}$, the input current ripple is about 32.5 A. The RMS value of the input current

ripple is $I_{in_4_RMS} = \sqrt{\frac{2}{\pi} \int_{\pi/4}^{3\pi/4} \left(\frac{50\pi}{\sqrt{2}} \sin \theta - 100 \right)^2 d\theta}$, $I_{in_4_RMS} = 9.7 A$ which is about 13%

of $I_{in_3_RMS}$. So, the loss of the input capacitor is $Loss_4 = I_{in_4_RMS}^2 \cdot ESR$. So the reduced

power loss ratio is $P_{reduce_ratio} = Loss_4 / Loss_3 = I_{in_4_RMS}^2 / I_{in_3_RMS}^2 = 1.7\%$.

Hence, by using four phases interleaved strategy of improved ZCS voltage multiplier, the input current ripple RMS value is reduced by 87%, and Input capacitor ESR loss is reduced by 98.3% which is a huge reduction. Much smaller capacitor bank could be adopted; the converter efficiency and power density is improved significantly.

4.6 Zero Current Switching Realization Discussion in Different Load and Temperature Situation

The ZCS feature of the proposed circuit can be achieved in full load range if the resonant capacitor and inductor value keeps constant. This is different from some traditional soft switching techniques which have difficulties in realizing soft switching in light load situation. In different load situations, the current through the resonant capacitor and inductor varies, which will cause different temperature rise of the components. Because the value of the resonant capacitor or the stray inductance may change due to different temperature rise, the switching frequency has to be adjusted according to the new resonant value. This can be easily implemented in the practical converter design by adding power and temperature feedback to the control chip such as microcontroller. The correct switching frequency to achieve ZCS according

to different power and temperature situations can be measured and tested beforehand and stored in the control chip as a table. The power and temperature feedback information in the real situation can be used to choose the right switching frequency referring to the table.

4.7 Simulation and Experiment Results

4.7.1 Improved ZCS-MMSCC with continuous input current

Figure 4.14 shows the simulation results of proposed four-phase 4X ZCS-MMSCC as shown in Figure 4.4, with output power 500 W and input voltage 5 V. The converter input is an ideal dc voltage source with 5 V output. All the capacitors including the output capacitor are 47 μ F with ESR equals to 0.3 m Ω to simulate the ten MLCC capacitors (C5750X7R2A475K) from TDK connected in parallel.

The stray inductance values of L_{S11} , L_{S21} , L_{S31} , L_{S41} , L_{S15} , L_{S25} , L_{S35} , and L_{S45} are 108 nH, other stray inductance values are 216 nH. Switching frequency is 70.4 kHz. The device turn on resistance is set to be 0.35 m Ω to simulate the two MOSFETs (IPB009N03L) from Infineon connected in parallel. Because of the four phase interleaving operation of this converter, the average input current is 100 A, the peak input current is about 110 A, the input current ripple is about 32.2 A, which is about 20% of the value of the traditional or single-phase ZCS-MMSCC as calculated above. The RMS value of the ripple current is about 9.7 A which is also consistent with above calculation. The device with the same control signal drain to source voltage may be slightly different with each other considering the different position of the stray inductance in the circuit.

The steady state characteristics of the TEG module can be modeled as an ideal voltage source with internal resistance, as shown in Figure 4.2. And this chapter concentrates on the

development of the high voltage gain boost dc-dc converter. So, the functionality of the proposed circuit can be verified by using the dc power supply. The Figure 4.15 and Figure 4.16 show the experiment waveforms of the prototype as shown in Figure 4.11. Figure 4.15 shows that the circuit operates as a step up converter with conversion ratio equals to twelve.

As shown in Figure 4.15, V_{in} is the input voltage, which is about 5 V; V_o is the output voltage which is 60 V; I_S is the switching current of one of the switches. All the other switching devices have the same switching current. The current through the switch achieves ZCS as expected. Figure 4.16 shows the voltage and current waveform of one switch as an example of the prototype operating at 650 W. V_{GS} is the gate drive signal of the switch; V_{DS} is the switch drain source signal; I_S is still the switching current. All the other switches have the similar switching waveforms. It can be shown that, the switch turn on and off at zero current condition. Figure 4.17 shows the estimated loss break down of 630 W prototype using equation (4.1), the estimated efficiency is around 96.7%. MOSFET and capacitor conduction loss are still the major part. Because of a huge input capacitor bank is using, the input capacitor conduction loss is not that significant. When the input power rating is increased, the input capacitor conduction loss percentage could be bigger caused by the huge input current ripple in an optimized design. Input current ripple should be reduced in order to reduce the total converter size and increase the efficiency.




Figure 4.14 Simulation results of a 500 W four-phase 4X ZCS-MMSCC. ($V_{in}=5V$)




Figure 4.15 Input voltage, output voltage and switch current waveforms.




Figure 4.16 One switch gate-source voltage, drain-source voltage and drain-source current at 650 W.




Figure 4.17 Loss break down of the 630 W prototype.

4.7.2 Improved ZCS voltage multiplier with continuous input current

Figure 4.18 shows the simulation results of a 500 W 5 V input 20 V output improved ZCS voltage multiplier with continuous input current waveforms. All the capacitors ($C_1 - C_{16}$) are 47 μF . Output capacitor C_o is 672 μF . All the stray inductance value are 108 nH ($L_{S1} - L_{S32}$). Switching frequency is 70.4 kHz. The average input current is 100 A. The input current maximum value is about 110 A, the input current minimum value is about 77.8 A, so ripple current is 32.2 A, which is about one seventh of the value of the traditional ZCS voltage multiplier as calculated. The RMS value of the ripple current is about 9.7 A, which is also about 13% of the traditional ZCS voltage multiplier.

4.8 Conclusion

In this chapter, a multiphase NX zero current switching multilevel modular switched-capacitor dc-dc converter with continuous input current and reduced output voltage ripple for TEG application has been proposed. The circuit operation, analysis and features are provided. The input capacitor current ripple and the corresponding power loss is calculated and analyzed. The input current ripple and power loss reduction of proposed circuit are compared with traditional ZCS-MMSCC. The efficiency improvement of the proposed circuit is also estimated. By proper feedback to adjust the switching frequency, the ZCS feature will not lose in different load and temperature conditions. Simulation and experiment result for a 630 W prototype were shown to verify the operation principal. By operating the proposed converter with proper phase shift angle of each phase, the huge input current ripple is cancelled. The huge input capacitor bank can be minimized. The power loss related to the input capacitor ESR can also be minimized, and the converter efficiency is improved accordingly. As a result, smaller size, higher efficiency and higher power density dc-dc converter can be built by using the proposed circuit, which is especially suitable to the high power, high current automotive application.




Figure 4.18 Simulation results of ZCS voltage multiplier with continuous input current.

CHAPTER 5

Optimal Design Considerations of Multilevel Modular Switched-Capacitor DC-DC Converter

Magnetic-less multilevel dc-dc converter attracts much attention in automotive application due to its small size and high temperature operation features. Multilevel modular switched-capacitor dc-dc converter (MMSCC) is one of the most promising topologies among them with simple control and reduced switch current stress. This chapter presents an optimal design method for MMSCC to achieve the highest efficiency with smallest size. In order to design the converter with the highest efficiency, the analytical power loss equation of MMSCC should be derived. By considering the stray inductance existing in the circuit, the optimal design point should be considered in two cases, over-damped and under-damped. The converter can be designed to achieve the highest efficiency in both cases. However, in under-damped case, small size multilayer ceramic capacitor can be utilized due to the low capacitance requirement. Although higher switching frequency is required in under-damped case due to practical considerations, zero current switching (ZCS) can be achieved for all the devices. Therefore, the optimal design point of MMSCC with the smallest size and the highest efficiency should be chosen at under-damped case with ZCS. Experimental results of designing MMSCC at under-damped case with ZCS are provided to demonstrate the validity of the proposed method.⁵

5.1 Introduction

⁵ This work has been published in part in *Energy Conversion Congress and Exposition, 2011. ECCE 2011. IEEE*, Phoenix, 2011. And it has been accepted by IEEE Transactions on Power Electronics

In recent years, due to the prosperous development of the hybrid electric vehicle (HEV) or electric vehicle (EV) in automotive industry, the high efficiency, high power density, and high temperature operated dc-dc converter is required [137]. The recently developed silicon carbide switching devices and ceramic capacitors are able to operate at very high temperature (above 250 °C) except magnetic cores [138-141]. Therefore, the magnetic-less multilevel switched-capacitor dc-dc converters attract much attention for automotive applications.

Since the 1970s, switched-capacitor dc-dc converters have been investigated due to small size, light weight, and good integration features for power supply on chip [76]. Conventional switched-capacitor dc-dc converters mainly concentrate on the low power conversion area for portable electronic equipment applications [104]. In low power supplies, the output voltage regulation of the switched-capacitor dc-dc converter is the major problem. Many methods to achieve the output voltage regulation have been proposed, but the efficiency has to be sacrificed [73, 89-91, 104, 113, 142-148]. On the other hand, in order to achieve higher efficiency, several zero current switching (ZCS) techniques by inserting a resonant inductor in the switched-capacitor circuits are proposed [84, 87, 88, 149, 150]. However, adding a relatively big magnetic core into the switched-capacitor circuits to achieve soft switching is a contradiction by itself. The small size, good integration and high temperature operation features of the switched-capacitor circuits will be lost [92, 93].

In high power automotive applications, other switched-capacitor circuits, or multilevel dc-dc converters are proposed [82, 95, 96, 138, 151, 152]. The power rating of these multilevel dc-dc converters varies from 1 kW to 55 kW. In order to achieve high efficiency of the multilevel dc-dc converter, many design methods and efficiency analysis have been proposed in the literature [82, 95, 96, 136, 138, 152]. By designing these hard-switched multilevel dc-dc converters

properly, the converter efficiency can achieve up to 98% in 1kW power level to 99% in 10 kW power level. But most of the design methods only consider capacitor charging energy loss, or the influence caused by the capacitor ESR and switch turn-on resistance [82, 96]. The parasitic inductance caused by the circuit layout and the switching device package may influence the converter efficiency significantly [138]. By properly considering the stray inductance, high efficiency multilevel dc-dc converter can be designed [138].

However, the conversion ratio of these multilevel dc-dc converters is limited to two or three times. With the increase of conversion ratio, these multilevel dc-dc converters will suffer high conduction loss, high switching loss, high turn off current and serious voltage overshoot problems. In order to solve the problems of these traditional multilevel dc-dc converter, a multilevel modular switched-capacitor dc-dc converter (MMSCC) is proposed [79, 130-132, 153]. In order to further reduce the switching loss, capacitor size and to achieve high efficiency, the ZCS-MMSCC is proposed by utilizing the stray inductance existing in the circuit [134, 135]. Many other hard switched multilevel dc-dc converters can also utilize the stray inductance to achieve ZCS with the efficiency up to 98% [133, 154]. Although ZCS-MMSCC effectively reduces the switching loss and capacitor size through resonating, it may suffer higher device conduction loss and gate drive loss due to the sinusoidal conduction current and the increased switching frequency than the hard-switched MMSCC. The detailed loss analysis and profound design of hard-switched MMSCC are not addressed in the literature. By considering the stray inductance, high efficiency MMSCC can also be designed. The detailed loss analysis and comparison of the MMSCC and ZCS-MMSCC should be done. Other optimization design methods of switched-capacitor dc-dc converter have also been proposed recently, but none of them considers the stray inductance influence in the circuit [155-157].

This chapter presents an optimal design method for MMSCC that is able to achieve the most efficient MMSCC design with the smallest size. The power loss analysis of MMSCC considering the switching devices gate drive loss, conduction loss, switching loss and the capacitor conduction loss is proposed; the loss estimation equations are derived. By considering the influence of the parasitic inductance present in the circuit, the equivalent circuits of each switching state of MMSCC become second order series RLC circuits. The minimum power loss can then be determined by four design variables, stray inductance, equivalent resistance, capacitance and switching frequency. The optimal design approach should be divided into two different cases to discuss, overdamped and under-damped. In both cases, there exists an optimal design point with minimal power loss. In over-damped case, the optimal design point happens when the switching current is quasi-square with huge capacitor bank and low switching frequency. In under-damped case, the optimal design point happens when switching frequency equals to the RLC resonant frequency, with all the switches achieving ZCS. The detailed analysis and explanation are provided in the next two sections. The under-damped case with ZCS of all the switches can be considered more optimal than the other case in terms of efficiency and power density. The prototype based on this optimal case has been built; the experimental results with efficiency curves are provided to demonstrate the validity of the proposed optimal design method.

5.2 MMSCC Operation Principle and Power Loss Analysis

In this section, the operation principle of MMSCC is reviewed. The power loss of the switching devices and the capacitor is analyzed. The method of minimizing the total power loss is discussed.

Figure 5.1(a) shows the 4X MMSCC main circuit structure with three module blocks considering the parasitic inductance as an example for operation analysis. The conversion ratio

of 4X MMSCC is four. The operation principle can be easily expanded to the NX MMSCC case with N-1 module blocks because of the modular structure of the circuit. Figure 5.1(b) shows the gate signals of the MMSCC. There are only two gate signals of the MMSCC. The two gate signals of the MMSCC are complementary with 50% duty cycle. There are only two switching states of MMSCC. Figure 5.2 shows the simplified equivalent circuits of 4X MMSCC in two switching states. $L_{S1} \sim L_{S4}$ are the equivalent parasitic inductance in each current loop. Figure 5.2(a) shows the case when the switches $S_{P1} \sim S_{P5}$ are turned on. In this switching state, the capacitor C_1 is charged by the input voltage source, the capacitor C_3 is charged by the input voltage source in series with the capacitor C_2 . Figure 5.2(b) shows the case when the switches $S_{N1} \sim S_{N5}$ are turned on. In this switching state, the capacitor C_2 is charged by the input voltage source in series with the capacitor C_1 , the capacitor C_4 is charged by the input voltage source in series with the capacitor C_3 . In the following part, the switching device and the capacitor power loss will be analyzed. The power loss caused by control chip is small enough to be neglected.






Figure 5.1. 4X MMSCC with three modules main circuit structure considering the stray inductance. (b) Gate signals of the MMSCC with two switching states.


Figure 5.1 cont'd



(b)



(a)



(b)

Figure 5.2. Simplified equivalent circuits of 4X MMSCC. (a) Switching state I when S_P is on; (b) switching state II when S_N is on

5.2.1 Switching Device Power Loss

5.2.1.1 Conduction loss

Assume all the switching devices are MOSFETs. The conversion ratio is N . The rms value of switch current is I_{S_rms} , the turn-on resistance of the device is R_{on} , and the conduction loss of switching device is P_{S_con} . Thus, the switching device conduction loss can be estimated as follows:

$$P_{S_con} = I_{S_rms}^2 R_{on} \quad (5.1)$$

5.2.1.2 Gate drive loss

Assume that the gate drive voltage is V_{GS} , switching frequency is f_S , the total gate charge of the device is Q_g , and the gate drive loss of switching device is P_{S_drv} . Thus, the switching device gate drive loss can be estimated using the following equation:

$$P_{S_drv} = V_{GS} Q_g f_S. \quad (5.2)$$

5.2.1.3 Switching loss

Figure 5.3 shows the device drain-source voltage and drain current for switching loss analysis [158]. Because of the special structure of the circuit, the turn off switching loss can be considered the same as the inductive load. On the other hand, the turn on switching loss should be considered as the LC load. Assume the drain source voltage of the device is V_{DS} , the duration of V_{DS} decreasing to zero is t_1 during the switch turn-on process. This duration t_1 is affected by the miller effect due to the gate resistor R_g and the reverse capacitor C_{rSS} . The turn on process ends when V_{DS} reaches zero voltage, and the turn on switching loss of the device is P_{sw_on} . The duration time of V_{DS} increases to the highest value during the switch turn-off process is t_2 . The duration t_2 is also caused by the miller effect. After that, the drain current i_D begins to decrease due to the conduction of freewheeling diode. The duration time of i_D decreasing to

zero is t_f , and the turn off switching loss of the device is P_{sw_off} . The total switching loss of the device is P_{sw} . So, the switching loss during turn on and off can be estimated by,

$$P_{sw_on} = \left(\int_0^{t_1} \left(\frac{I_D}{t_1} t \right) \left(V_{DS} - \frac{V_{DS}}{t_1} t \right) dt \right) f_S = \frac{1}{6} I_D V_{DS} t_1 f_S \quad (5.3)$$

$$P_{sw_off} = \left(\frac{1}{2} V_{DS} I_D t_1 + \frac{1}{2} V_{DS} I_D t_f \right) f_S = \frac{1}{2} V_{DS} I_D (t_1 + t_f) f_S \quad (5.4)$$

$$P_{sw} = P_{sw_on} + P_{sw_off} \quad (5.5)$$




Figure 5.3. MOSFET drain-source voltage and drain current for switching loss analysis.

5.2.2 Capacitor Power Loss

Assume the rms current through the capacitor is I_{C_rms} , the capacitor ESR is R_{ESR} . The capacitor $C_1 \sim C_4$ power loss is P_{C_con} , so the power loss caused by the capacitor ESR can be calculated, as shown in (5.6). The input capacitor C_{in} power loss is P_{Cin_con} . The input capacitor power loss can also be calculated in a similar manner.

$$P_{C_con} = I_{C_rms}^2 R_{ESR} \quad (5.6)$$

5.2.3 Total Power Loss

The total power loss of the converter is P_{loss} , which is the sum of $(3N-2)$ switching devices power loss, N capacitors power loss with the input capacitor power loss, which can be estimated by

$$P_{loss} = (3N - 2)(P_{S_con} + P_{S_drv} + P_{sw}) + NP_{C_con} + P_{Cin_con} + P_{Co_con} \quad (5.7)$$

In order to minimize the total power loss, each part of (5.7) should be minimized. The device gate drive loss is related to the gate drive voltage, total gate charge and the switching frequency. The rms value of the switch drain current I_{S_rms} , the switch drain current I_D , and the rms value of capacitor current I_{C_rms} will vary due to the value of capacitance, stray inductance, switching frequency, the switch turn on resistance, and the capacitor ESR. So the device and the capacitor should be chosen properly to minimize the total power loss.

In every switching state, the simplified equivalent circuits of MMSCC can be considered as the series RLC circuit, as shown in Figure 5.4. By using high capacitance electrolytic capacitor and low switching frequency, the MMSCC can be designed in over-damped situation. In this case, the current waveform of the switch is quasi-square, and the switching loss should be considered. By using low capacitance multilayer ceramic capacitor (MLCC) and high switching frequency, MMSCC can be designed in under-damped situation with ZCS. In this situation, the current waveform of the switch is half sinusoid, and the capacitor current waveform is sinusoid. With the same power to be delivered, the sinusoid current has larger rms value than the quasi-square current. So the switch conduction loss is larger in this case. The gate drive loss is also increased due to the increased switching frequency. But the switching loss is eliminated in this case, and MLCC has better performance in terms of ESR than electrolytic capacitor. So, the

conduction loss caused by the capacitor ESR can also be reduced in the under-damped situation. In order to estimate the total power loss of MMSCC correctly, two different cases should be considered and designed respectively to achieve the optimal design of the MMSCC. Detailed design considerations will be discussed in the next sections.




Figure 5.4. The unified equivalent circuit of MMSCC for power loss estimation.

5.3 Optimal Design Considerations

According to the above analysis, the MMSCC can be designed in either over-damped or under-damped situations. By proper design, either of them may achieve high efficiency. In this section, the switching current and corresponding rms value in two different cases will be analyzed and calculated. So, the conduction loss of the two cases can be compared exactly. The total power loss and other design issues will be compared and discussed between the two cases. Figure 5.5 shows the simplified equivalent circuit used for switching current calculation. L can be considered as the sum of the stray inductance, in one switching loop $L = \sum L_S$. C can be considered as the value of all the capacitance in series in one switching loop. R can be considered as the sum of all the turn on resistance and the capacitor ESR in one switching loop, $R = \sum R_{on} + \sum R_{ESR}$. In every switching state, the circuit behavior can be considered as the step response of this series RLC circuit. The initial value of capacitor voltage is V_C , and the initial

value of inductor current is zero. The natural frequency is $\omega_0 = \sqrt{1/LC}$ and the damping ratio is $\zeta = R\sqrt{C/L}/2$. So, the capacitor voltage can be calculated using the following differential equations in (5.8). The value of R, L, and C will vary due to different design. The solution of the above differential equation should be divided into two cases, over-damped case and under-damped case with different types of roots. The critical damped case is similar to over-damped case, which will not be discussed in detail here.




Figure 5.5. Simplified equivalent circuit for switching current calculation.

$$v_C(t) + RC \frac{dv_C(t)}{dt} + LC \frac{d^2v_C(t)}{dt^2} = V_{in}, \quad v_C(0) = V_C, \quad \frac{dv_C(0)}{dt} = 0 \quad (5.8)$$

5.3.1 Over-damped Case

$$(\zeta > 1, \text{ or } R^2C > 4L)$$

When the damping ratio of the circuit is larger than 1, the circuit works in over-damped case. So in the over-damped case, the capacitor voltage can be calculated as shown in (5.9). Since the capacitor current in one switching state is the same with the switch current, so the switch current can be calculated as show in \square (5.10).

$$v_C(t) = \frac{V_C - V_{in}}{2\omega_0\sqrt{\zeta^2 - 1}} \left(\begin{array}{l} -\omega_0 \left(-\zeta - \sqrt{\zeta^2 - 1} \right) e^{\omega_0 \left(-\zeta + \sqrt{\zeta^2 - 1} \right) t} \\ +\omega_0 \left(-\zeta + \sqrt{\zeta^2 - 1} \right) e^{\omega_0 \left(-\zeta - \sqrt{\zeta^2 - 1} \right) t} \end{array} \right) + V_{in} \quad (5.9)$$

$$i_C(t) = i_S(t) = C \frac{dv_C(t)}{dt} \quad (5.10)$$

Plug the capacitor voltage equation (5.9) into the above equation , the capacitor current in one switching period, or the switch current can be calculated as follows,

$$\begin{aligned} i_S(t) &= C \frac{dv_C(t)}{dt} = \frac{C\omega_0}{2\sqrt{\zeta^2 - 1}} \left(e^{\omega_0 \left(-\zeta - \sqrt{\zeta^2 - 1} \right) t} - e^{\omega_0 \left(-\zeta + \sqrt{\zeta^2 - 1} \right) t} \right) \\ &= \sqrt{\frac{C}{R^2C - 4L}} \left(e^{\left(-\frac{R}{2L} - \sqrt{\left(\frac{R}{2L} \right)^2 - \frac{1}{LC}} \right) t} - e^{\left(-\frac{R}{2L} + \sqrt{\left(\frac{R}{2L} \right)^2 - \frac{1}{LC}} \right) t} \right) \end{aligned} \quad (5.11)$$

In order to design the MMSCC operating in the over-damped case, the stray inductance should be minimized to satisfy the inequality $R^2C > 4L$ and minimize the voltage overshoot. For example, to design a MMSCC in the 100s W~10s kW range, the stray inductance existing in the circuit is in the 1s nH~10s nH range. And the sum of capacitor ESR and switch turn on resistance are in the 1s mΩ range. So in order to satisfy the over-damped condition, the capacitance should be in the 10s mF range, high capacitance electrolytic capacitors have to be used. Figure 5.6(a) shows the normalized switch current with the change of capacitance. With the decrease of capacitance, the switch current will drop faster, which will cause higher rms value of switch current, so the capacitance should be designed as large as possible. Figure 5.6(b) shows the normalized switch current with the change of resistance. With the increase of resistance, the converter power transfer capability will drop. Although R and C can be any value

to meet the $R^2C > 4L$ condition, large capacitance with small resistance is preferred in the converter design.




Figure 5.6. (a) Normalized switching current with the decrease of capacitance. (b) Normalized switching current with the increase of resistance.

The switching device average current I_{S_ave} and the rms current I_{S_rms} in one switching period can be calculated as (5.12) and (5.13). T_S is the switching period. For a certain output power, the value of the switch average current is determined, although the shape of the switch current may vary according to different circuit parameters. The value of the switch rms current can determine the total conduction loss of the switch and the capacitor in one switching state. In order to minimize the total conduction loss of the switch and the capacitor, the switch rms current should be minimized. The ratio of rms current over average current is defined as r , as shown in (5.14). This ratio can be considered as the normalized switch rms current, which is irrelevant to the output power. By estimating this ratio, the optimal R, L, C parameter and switching frequency with minimum conduction loss can be found. The ratio of switch current over average current is defined as I_{off} , as shown in (5.15). This ratio can be considered as the

normalized switch turn off current, which is related to switching loss. The circuit parameter, R, L, C and switching frequency f_S should be selected carefully to minimize r and I_{off} .

$$I_{S_ave} = \frac{1}{T_S} \int_0^{T_S/2} i_S(t) dt \quad (5.12)$$

$$I_{S_rms} = \sqrt{\frac{1}{T_S} \left(\int_0^{T_S/2} i_S^2(t) dt \right)} \quad (5.13)$$

$$r = \frac{I_{S_rms}}{I_{S_ave}} \quad (5.14)$$

$$I_{off} = \frac{i_S \left(\frac{T_S}{2} \right)}{I_{S_ave}} \quad (5.15)$$

In order to minimize the total power loss, the total conduction loss, switching loss and gate drive loss have to be minimized. The minimum conduction loss happens when the switching current is quasi-square and r is equal to $\sqrt{2}$. At this time, I_{off} is equal to 2. If r can be designed at about $\sqrt{2}$ by using proper circuit parameter at relative low switching frequency (less than 10 kHz), the conduction loss can be minimized, the switching loss and gate drive loss will not be significant due to the low switching frequency, one of the optimal design points can be achieved. Table 5.1 shows some circuit design parameters for a MMSCC in the 100s W to 10s kW range. In the following analysis, the design comparison will be made using the circuit parameter in Table 5.1.

Table 5.1 Circuit parameter examples for power loss analysis.

Capacitance	Resistance	Inductance
C1 : 160 mF	R1: 10 mΩ	L1: 10 nH
C2: 80 mF	R2: 8 mΩ	L2: 8 nH
C3: 40 mF	R3: 6 mΩ	L3: 6 nH
C4: 20 mF	R4: 4 mΩ	L4: 4 nH
C5: 10 mF	R5: 2 mΩ	L5: 2 nH

Figure 5.7 shows the normalized switch rms current r and switch turn off current I_{off} versus switching frequency when $C = 160$ mF, $R = 2$ mΩ, and L_s changed from 10 nH to 2 nH. When the $L_s = 2$ nH, the r reach the minimum value. And the minimum value of r does change much when L_s is changed from 10 nH to 2 nH, as shown in Figure 5.7(a). The optimal switching frequency for this case is from 5 kHz to 10 kHz, when the switching frequency is less than 5 kHz, the conduction loss increases very fast. The switch turn off current is also similar in this frequency range, as shown in Figure 5.7(b). Figure 5.8 shows the similar curve as shown in Figure 5.7 by changing the resistance to 10 mΩ. The optimal switching frequency range in this case is extended from 1 kHz to 10 kHz as shown in Figure 5.8(a). And the optimal switching frequency should be designed about 1 kHz or even lower since the switching loss and gate drive loss can be minimized. Although the optimal switching frequency is reduced in this case with relatively low r and I_{off} , the total R in the circuit still needs to be minimized to design MMSCC, since the conduction loss is increased by five times with the increase of R .




Figure 5.7. (a) Normalized switch rms current r and turn off current I_{off} versus switching frequency, when $C=160$ mF, $R=2$ m Ω and L_s changed from 10 nH to 2 nH.




Figure 5.8. (a) Normalized switch rms current r and turn off current I_{off} versus switching frequency, when $C=160$ mF, $R=10$ m Ω and L_s changed from 10 nH to 2 nH.

Figure 5.9 and Figure 5.10 show the similar case as shown in Figure 5.7 and Figure 5.8 with reduced capacitance. When the capacitance is reduced, high switching frequency has to be used to reach the minimum conduction loss as shown in Figure 5.9(a) and Figure 5.10(a). However, in

this case the switching loss and gate drive loss will be about 10 times higher than the previous case with high capacitance. Since the conduction loss can be designed at similar level with different capacitance, high capacitance is preferred in the design with less switching loss. As shown in Figure 5.9(b), when the switching frequency is less than 9 kHz, the turn off current is almost zero, ZCS may be achieved in this case. However, r is already higher than $\pi/2$, which means the conduction loss in this case will be higher than the under-damped case with sinusoid current waveform. Besides, since the capacitance in over-damped case is in the 10s mF range, electrolytic capacitor has to be used. And more electrolytic capacitors in parallel mean low turn on resistance.

Therefore, to design the MMSCC in over-damped case, many electrolytic capacitors in parallel with high capacitance, low resistance and low stray inductance operating at low switching frequency are preferred in the design to reach high efficiency. However, many electrolytic capacitors in parallel will increase the total converter size which is a major disadvantage to design MMSCC in this case.




Figure 5.9. (a) Normalized switch rms current r and turn off current I_{off} versus switching frequency, when $C=10$ mF, $R=2$ m Ω and L_s changed from 10 nH to 2 nH.




Figure 5.10. (a) Normalized switch rms current r and turn off current I_{off} versus switching frequency, when $C=10$ mF, $R=10$ m Ω and L_s changed from 10 nH to 2 nH.

5.3.2 Under-damped Case

$$(\zeta < 1, \text{ or } R^2 C < 4L)$$

When the damping ratio of the circuit is less than 1, MMSCC can also be designed at the under-damped case with resonant switch current. In this case, the stray inductance does not need to be minimized purposely, and it could be in the range of 10s~100s nH. By proper circuit layout, the stray inductance can be designed with the same value or the convenience of designing other circuit parameters. The resistance should also in the range of several mΩ, the resonant capacitance should be chosen in the 10s μF range, which is very easy to be achieved using MLCC. And the switching frequency is only in the 10s kHz range to match the resonant frequency. In the under-damped case, the capacitor voltage and the switch current can be calculated as shown in (5.16).

$$v_C(t) = e^{-\alpha t} (V_C - V_{in}) \left(\cos(\omega_d t) + \frac{\alpha}{\omega_d} \sin(\omega_d t) \right) + V_{in}, i_S(t) = C \frac{dv_C(t)}{dt} \quad (5.16)$$

The switching current is become damped sinusoid waveform, $\alpha = R/2L$ which is the neper frequency, and $\omega_d = \sqrt{\omega_o^2 - \alpha^2}$, which is the natural resonant frequency. Figure 5.11~Figure 5.13 shows the switch current in three cases when the switching frequency is smaller, equal to or larger than the resonant frequency. Obviously, with the same average current, the case shown in Figure 5.11 has largest rms value of switch current, because the switch current will resonant to the negative part, which means the power will flow back to the input during this period.




Figure 5.11 Normalized switch current when switching frequency is smaller than resonant frequency.




Figure 5.12 Normalized switch current when switching frequency is the same as the resonant frequency.

When the switching frequency is equal to the resonant frequency, ZCS for all the switches can be achieved, as shown in Figure 5.12. The normalized rms current (r) is equal to $\pi/2$ in this case which is only 11% higher than the best case in over-damped condition. The conduction loss

in this case is about 23% larger than the quasi-square current waveform in over-damped condition. However, the switching loss is eliminated in this case, the total power loss in this case may be designed similar to the over-damped case. Since only ceramic capacitors are used in this case, the total converter size is reduced significantly than the over-damped case. By design the MMSCC in under-damped case, the total converter sized can be minimized without increasing total power loss. The EMI can also be reduced.




Figure 5.13 Normalized switch current when switching frequency is larger than the resonant frequency.

Although the rms value of the case shown in Figure 5.13 is slight smaller than the case shown in Figure 5.12 using the similar analysis method shown in the over-damped case, the switching loss of the case shown in Figure 5.13 will be significant. Since the stray inductance in under-damped case is relatively large, the energy stored in the stray inductance may cause serious voltage overshoot across the devices. Therefore, the optimal design point of under-damped case should be the case shown in Figure 5.12 with ZCS for all the switching devices.

5.4 Design Example and Experimental Results

A 150 W 5 V~20 V 4X MMSCC prototype operating at under-damped case with ZCS for all switches has been built. The switching frequency is about 45 kHz. The stray inductance $L_{S1} = 250$ nH, $L_{S2} = L_{S3} = 2L_{S1}$, L_{S4} should be designed a little smaller than L_{S2} and L_{S3} due to the influence of the output current. The switching devices are two 30 V 180 A MOSFETs IPB009N03L from Infineon connected in parallel. Resonant capacitor are ten 100 V 4.7 μ F MLCC C5750X7R2A475K from TDK in parallel. Input capacitor are fourteen 6.3 V 470 μ F conductive polymer aluminum solid electrolytic capacitors PLE0J471MDO1 from nichicon connected in parallel. Gate drive voltage is 15 V. Figure 5.14~Figure 5.16 shows the experimental waveforms of the above mentioned prototype.




Figure 5.14 Gate drive signals of S_P and S_N .

Figure 5.14 shows the complementary gate drive signals of S_P and S_N with about 49% duty cycle due to some deadtime. Figure 5.15 shows the gate drive voltage, drain-source voltage and switch current of S_P . The ZCS of switch has been achieved.




Figure 5.15 Voltage and current waveforms of S_{P1} .

Figure 5.16 shows the zoomed in waveforms of the switch S_{P1} turn off transient, which indicates that the switch achieves ZCS during turn off.




Figure 5.16 Zoomed in voltage and current waveforms of S_{P1}

From the experiment results, we can derive that the switch S_{P1} can achieve ZCS in both turn on and turn off. Other switches have the voltage and current waveforms similar to S_{P1} which

will not be shown here. Figure 5.17 shows the measured efficiency curve using Yokogawa WT1600 digital power meter of 4X MMSCC designed at under-damped case with ZCS, and the estimated efficiency using the power loss analysis of (5.7).




Figure 5.17 Measured and calculated efficiency.

5.5 Conclusion

This chapter presents an optimal design method for MMSCC to achieve the highest efficiency with the smallest size. By considering the influence of the stray inductance properly, the optimal design point should be discussed in two cases, over-damped case and under-damped case. In both cases, the optimal design point with highest efficiency has been achieved. But the over-damped case has to utilize huge capacitor bank with many high capacitance electrolytic capacitors to achieve high efficiency; while in the under-damped case, low capacitance, low ESR, and small size MLCC can be utilized to achieve high efficiency. Although the converter has to operate at higher switching frequency in under-damped case than in over-damped case due to the practical consideration, ZCS can be achieved in under-damped case which eliminates the switching loss. Hence, to design the MMSCC at the under-damped case with MLCC, both high efficiency and small size targets can be achieved. A 150 W MMSCC prototype designed at

under-damped case with ZCS has been built. High efficiency (up to 98%) and high power density (about $300 \text{ W} / \text{in}^3$) have been proved to validate the optimal design procedure.

CHAPTER 6

A Double-Wing Multilevel Modular Capacitor-Clamped DC-DC Converter with Reduced Capacitor Voltage Stress

This chapter presents a double-wing multilevel modular capacitor-clamped (DW-MMCCC) dc-dc converter. Compared to the traditional single-wing (SW) MMCCC with the same voltage conversion ratio, the capacitor voltage stress of DW-MMCCC is reduced by half. And the switch and capacitor current stress, the switch voltage stress of the SW-MMCCC and the DW-MMCCC are the same. When the conversion ratio is equal to N , the total device and capacitor number of the even conversion ratio DW-MMCCC is $3N-2$ and N , which is the same with the corresponding SW-MMCCC. The total device and capacitor number of odd conversion ratio DW-MMCCC is $3N-1$ and $N+1$ respectively. By using the distributed stray inductance existing in the circuit, zero current switching (ZCS) can be achieved for all the switches of DW-MMCCC. And by using multi-phase DW-MMCCC, the input current ripple and input capacitor size can be reduced significantly. Compared with the traditional multilevel dc-dc converter, the power density of DW-MMCCC could be increased by about ten times. A 100 W three-phase 3X-ZCS-DW-MMCCC prototype has been built and tested. The simulation and experimental results are provided to verify the validity of the proposed converter..⁶

6.1 Introduction

⁶ This work has been published in part in *Energy Conversion Congress and Exposition, 2011. ECCE 2011. IEEE*, Phoenix, 2011. And it will be submitted to *IEEE Transactions on Power Electronics*

With the development of hybrid electric vehicle (HEV) and electric vehicle (EV), high power density and high temperature operated dc-dc converter or dc-ac inverter are required by the automotive industry. The traditional inverter used in the HEV only utilizes the dc-link capacitor and the silicon based switching devices. The enabling technology of silicon carbide (SiC) switching devices and high performance film/ceramic capacitors can effectively reduce the inverter size. However, the traditional dc-dc converter used in the HEV requires an inductor, which is bulky and lossy. In order to achieve high efficiency, high power density dc-dc converter, many magnetic-less multilevel dc-dc converters are proposed [82, 94-96, 102, 138, 151, 152, 159, 160]. For these traditional multilevel dc-dc converters, there are several advantages, such as no magnetic components, high efficiency, low device voltage stress, low device count, etc. But the conversion ratio of these converters is usually limited to two or three times. When the conversion ratio is increased to N times, the conduction loss of these converters is increased significantly, due to the fact that N devices have to be connected in series to conducting the current. The turn off current is also increased to N times of load current, which will cause severe voltage overshoot across the device [151]. Besides, because of the asymmetric charging loop of these converters [94, 96, 151, 152], it's hard to utilize the stray inductance to achieve zero current switching (ZCS) for the switches.

In order to overcome the disadvantages of the traditional multilevel dc-dc converter in high conversion ratio applications, a multilevel modular capacitor-clamped dc-dc converter (MMCCC) is proposed [79, 130-132, 153]. This circuit is referred as single-wing (SW) MMCCC in this chapter, as shown in Figure 6.1. Compared to the traditional multilevel dc-dc converter, the conduction loss and the switching loss of SW-MMCCC are reduced, the control is become simple. At most three devices are connected in series to charge the capacitor. And the conduction

loss will not increase with the increase of the conversion ratio. All the devices of SW-MMCCC are conducted complementary with 50% duty cycle, so the turn off current will not increase according to the conversion ratio. Although the total device number of SW-MMCCC is increased, the current stress and conduction loss of SW-MMCCC are both reduced. So, the total power loss of SW-MMCCC is reduced, which makes it a good candidate for high conversion ratio application. However, similar to the traditional multilevel dc-dc converters, a huge electrolytic capacitor bank with high capacitance has also to be utilized for SW-MMCCC to achieve high efficiency [96]. And all the switches behave hard switching, which will cause high switching loss and voltage overshoot. A ZCS-SW-MMCCC is proposed to solve the problems of SW-MMCCC [133-135]. By utilizing the distributed stray inductance existing in the circuit, ZCS can be achieved for all the switches due to the resonance. In this case, small size, low ESR and low capacitance multilayer ceramic capacitor (MLCC) can be used. By using the soft-switching technique, switching loss can be eliminated; the capacitor ESR loss can be reduced; the capacitor size is also reduced significantly. And the high input current problem of ZCS-SW-MMCCC can be solved by using interleaving technique [154]. However, the capacitor voltage stress of SW-MMCCC/ZCS-SW-MMCCC is the same. The voltage stress of each capacitor is increased from 1 to N times the low side voltage. When the conversion ratio is increased, the capacitors voltage stress is increased accordingly. The peak capacitor voltage stress is the same as the high voltage side output voltage.

This chapter presents a double-wing (DW) MMCCC with all the advantages of SW-MMCCC and reduced capacitor voltage stress. The DW-MMCCC with even number of conversion ratio and odd number of conversion ratio are slightly different, which are referred as even-DW-MMCCC and odd-DW-MMCCC respectively. The control strategy, the switching device current

and voltage stress and the capacitor current stress of the DW-MMCCC are the same as SW-MMCCC. With the same conversion ratio, the total device and capacitor number of even-DW-MMCCC are the same as the SW-MMCCC, while peak capacitor voltage stress is reduced by half. The odd-DW-MMCCC has one extra switching device and capacitor compared to the SW-MMCCC, but the peak capacitor voltage stress is reduced by more than half. When the conversion ratio is high, the total capacitor and switching device number difference of the odd-DW-MMCCC and SW-MMCCC can be neglected. The DW-MMCCC can also utilize the distributed stray inductance to achieve ZCS for all the switches which is the same as the SW-MMCCC. Multiphase DW-MMCCC can also be implemented easily with reduced input current ripple and output current ripple which is more suitable to high current and high power application. A 4X-DW-MMCCC with conversion ratio equals to four is analyzed as an example for hard-switched DW-MMCCC. A 5X-ZCS-DW-MMCCC with conversion ratio equals to five is analyzed as an example for soft-switched DW-MMCCC. For 3X-DW-MMCCC, there are some special features, all the switch and capacitor voltage stress are the same, which is the low side voltage. A three-phase 3X-ZCS-DW-MMCCC is analyzed as an example for the interleaving operation. A three-phase 3X-DW-ZCS-MMCCC prototype is built and tested. Simulation and experimental results are provided to demonstrate the validity of the proposed circuit.

6.2 Proposed Circuit Topology

In this section, two different types of DW-MMCCC are proposed: NX DW-MMCCC and NX ZCS-DW-MMCCC. NX means the conversion ratio is equal to N. The NX DW-MMCCC is the basic DW-MMCCC topology with hard switching, which is similar to the traditional SW-MMCCC. The NX ZCS-DW-MMCCC can be considered as the improved topology of DW-

MMCCC by considering the distributed stray inductance in the circuit, ZCS of all the switches can be achieved, which is similar to the ZCS-SW-MMCCC.





Figure 6.1 Single-wing (traditional) NX multilevel modular capacitor-clamped dc-dc converter (SW-MMCCC) main circuit structure.

6.2.1 NX DW-MMCCC


Figure 6.2 shows the proposed DW-MMCCC main circuit structure, when the conversion ratio equals to N . Figure 6.2(a) shows the DW-MMCCC when the conversion ratio is an odd number, with the conversion ratio N can be indicate as $N=2n+1$, $n=1,2,3,\dots$. Figure 6.2(b) shows the DW-MMCCC when the conversion ratio is an even number, with the conversion ratio N can be indicated as $N=2n$, $n=1,2,3,\dots$. Different from the traditional SW-MMCCC with all the capacitors connected to the top rail of the switches, the capacitor and the switching devices of DW-MMCCC are separated symmetrically in two sides, with capacitors connected to both top rail and bottom rail of the switches.

Table 6.1 shows the comparison of the SW-MMCCC and proposed DW-MMCCC in terms of the voltage stress, current stress and total number of the capacitor and the switching device. From the table, the stress and device number of the proposed DW-MMCCC are nearly exactly

the same as the SW-MMCCC, but the capacitor voltage stress is reduced by half. The total capacitor voltage stress is defined as the sum of all the capacitor voltage stress. In Table 6.1, the switch voltage stress of DW-MMCCC is shown as V_{in} or $2V_{in}$, but when the conversion ratio two or three, all the switching and capacitor voltage stress is only V_{in} which is different from SW-MMCCC. The average switch current stress of SW-MMCCC and DW-MMCCC are the same, which is the load current. The capacitor current stress of the SW-MMCCC and DW-MMCCC is also the same.



(a)



(b)

Figure 6.2. Proposed NX-DW-MMCCC main circuit. (a) Odd conversion ratio. (b) Even conversion ratio.

Table 6.1 Comparison of SW-MMCCC and DW-MMCCC

	Single wing MMCCC	Double wing MMCCC (even)	Double wing MMCCC (odd)
No. of Conversion Ratio	N	N (2n)	N (2n+1)
No. of capacitors	N	N	N+1
Peak capacitor voltage stress	NV_{in}	$NV_{in}/2$	$(N-1)V_{in}/2$
Total capacitor voltage stress	$N(N+1)V_{in}/2$	$N(N+2)V_{in}/4$	$(N-1)(N+5)V_{in}/4$
No. of switches	$3N-2$	$3N-2$	$3N-1$
Switch voltage stress $N>3$	$V_{in}, 2V_{in}$	$V_{in}, 2V_{in}$	$V_{in}, 2V_{in}$
Switch voltage stress $3>N>1$	$V_{in}, 2V_{in}$	V_{in}	V_{in}
Switch average current stress	I_o	I_o	I_o

6.2.2 NX ZCS-DW-MMCCC

Figure 6.3 shows the proposed NX ZCS-DW-MMCCC main circuit structure considering the distributed stray inductance, when the conversion ratio equals to N. Figure 6.3(a) shows the ZCS-DW-MMCCC when the conversion ratio is an odd number. Figure 6.3(b) shows the ZCS-DW-MMCCC when the conversion ratio is an even number. By considering the distributed stray inductance in the circuit, ZCS-DW-MMCCC can be achieved, which is similar to the ZCS-SW-MMCCC. The distributed stray inductance in the figure can be considered as the equivalent stray inductance in the loop. And it does not need to be in the position as shown in the figure. The capacitor size of ZCS-DW-MMCCC can also be reduced significantly compared to the DW-MMCCC. For the NX DW-MMCCC with odd conversion ratio, multi-phase interleaving operation could be implemented, and the input capacitor current becomes continuous. The input and the output capacitor current ripple, capacitor size, and output voltage ripple can be reduced

compared to the single-phase version. Multiphase ZCS-DW-MMCCC is especially suitable for high voltage gain, and high current automotive application. The power density and efficiency of multiphase ZCS-DW-MMCCC is higher than single-phase version.




Figure 6.3. NX ZCS-DW-MMCCC considering the stray inductance. (a) Odd conversion ratio, (b) even conversion ratio.

6.3 Operation Principles

In this section, the operation principle of proposed DW-MMCCC will be discussed. 4X-DW-MMCCC will be used as an example for the even conversion ratio hard switched DW-MMCCC operation analysis. 5X-ZCS-DW-MMCCC will be used as an example for the odd conversion ratio soft-switching DW-MMCCC operation analysis.

6.3.1 4X-DW-MMCCC

Figure 6.4 shows the 4X-DW-MMCCC main circuit structure when the conversion ratio is equal to four as an example for operation analysis. Similar to SW-MMCCC, the switching devices of DW-MMCCC are controlled complementarily with 50% duty cycle. Figure 6.5 shows the two switching states of 4X-DW-MMCCC. In the first switching state, the switches $S_{B1} \sim S_{B5}$ are conducted, the capacitor $C1$ is charged by the input voltage source V_{in} , and the capacitor $C4$ is charged by the input voltage source V_{in} and the capacitor $C2$ in series. $C3$ and $C4$ are connected in series to charge the load. In the second switching state, the switches $S_{T1} \sim S_{T5}$ are conducted, the capacitor $C3$ is charged by the input voltage source V_{in} and the capacitor $C1$ in series, the capacitor $C2$ is charged by the input voltage source, and the capacitor $C3$ and $C4$ are connected in series to charge the output load. In both switching states, one of the capacitors connected to the load is charged, which reduces the output capacitor voltage ripple.






Figure 6.4. 4X-DW-MMCCC main circuit.



(a)



(b)

Figure 6.5. Two switching states of 4X-DW-MMCCC with different switches turned on.

Figure 6.6 shows the ideal waveforms of proposed 4X-DW-MMCCC under steady state conditions. The gate signal of switches S_B and S_T are $V_{GS_S_B}$ and $V_{GS_S_T}$, which are

complementary with 50% duty cycle. Assume all the capacitance is big enough, the stray inductance in the circuits is small enough, and the turn on resistance is small. The switch current can be considered as a quasi-square waveform as shown in I_{D_SB} and I_{D_ST} in Figure 6.6. I_{C1} and I_{C2} are the capacitor charging current, the reference direction has been marked in Figure 6.4. In either switching state, the capacitor charging current is the same with one of the switch current. Table 6.2 shows the detailed capacitor charging and discharging status in either switching states of DW-MMCCC. All the capacitors are utilized fully in two switching states, which means, it either charges other capacitors with input voltage source, or is charged by the input voltage source with other capacitors. The voltage stress of capacitor C1 and C2 are input voltage V_{in} , the voltage stress of capacitor C3 and C4 are $2V_{in}$. The voltage stress of switches $S_{B1} \sim S_{B4}$, $S_{T1} \sim S_{T4}$ are V_{in} , the voltage stress of switches S_{B5} and S_{T5} are $2V_{in}$.

Table 6.2 Switching Schemes (Steady State) of DW-MMCCC.

↓ = CHARGING, ↑ = DISCHARGING

Switching State I		Switching State II	
Capacitor charging path	On-state switch	Capacitor charging path	On-state switch
$V_{in} \uparrow \rightarrow C1 \downarrow$	SB1, SB4	$V_{in} \uparrow + C1 \uparrow \rightarrow C3 \downarrow$	ST1, ST2, ST5
$V_{in} \uparrow + C2 \uparrow \rightarrow C4 \downarrow$	SB2, SB3, SB5	$V_{in} \uparrow \rightarrow C2 \downarrow$	ST3, ST4




Figure 6.6. Ideal waveforms of 4X-DW-MMCCC.

6.3.2 5X-ZCS-DW-MMCCC

Figure 6.7 shows the main circuit configuration of 5X-ZCS-DW-MMCCC as an example for operation analysis. The conversion ratio of this circuit is equal to five. The switching devices are also controlled in a complementary manner with 50% duty cycle. Figure 6.8 shows the two switching states of 5X-ZCS-DW-MMCCC. Figure 6.9 and Figure 6.10 show the simplified equivalent circuits of two switching states. In the first switching state, as shown in Figure 6.9, the switches $S_{B1} \sim S_{B8}$ are conducted, capacitor C1 and C2 are charged by the input voltage source. The capacitor C5, C6 and the load are charged by the capacitor C3 and C4 respectively. The load can be considered charged by the input voltage source V_{in} , capacitor C5 and C6 in series. In the

second switching state, as shown in Figure 6.10, the switches $S_{T1} \sim S_{T6}$ are conducted, the capacitor $C3$ is charged by the input voltage source V_{in} and the capacitor $C1$ in series. The capacitor $C4$ is charged by the input voltage source V_{in} and the capacitor $C2$ in series. The load is charged by the capacitor $C5$, $C6$ and input voltage source V_{in} in series. $L_{S1} \sim L_{S4}$ can be considered as the equivalent stray inductance in each loop. And in the real circuit, the stray inductance is distributed in the circuit, it doesn't need to appear at the position as shown in Figure 6.7. By proper design, the stray inductance in each loop can be designed the same, and ZCS can be easily achieved by using the same capacitance value. The output voltage ripple of odd conversion ratio DW-MMCCC is higher than the even conversion ratio DW-MMCCC, since there are no current cancelling effect on the output side. But the multiphase odd conversion ratio DW-MMCCC can reduce both the input capacitor and output capacitor current and voltage ripple by interleaving operation. The converter power rating, efficiency and power density can be increased significantly by using multiphase DW-MMCCC.






Figure 6.7. 5X-ZCS-DW-MMCCC main circuit.



(a)



(b)

Figure 6.8. Two switching states of 5X-ZCS-DW-MMCCC with different switches turned on.




Figure 6.9. Simplified equivalent circuits of state I with switches S_B are turned on.

Figure 6.9 cont'd




Figure 6.10. Simplified equivalent circuits of state II with switches S_T are turned on.

Figure 6.11 shows the ideal waveforms of 5X-ZCS-DW-MMCCC under steady state conditions. The gate signal of switches S_B and S_T are $V_{GS_S_B}$ and $V_{GS_S_T}$, which are complementary with 50% duty cycle. By consideration the distributed stray inductance in the circuit, ZCS for all the switches can be achieved by setting the switching frequency equal to the

resonant frequency. The switch current will be half sinusoid waveform as shown in $I_{D_S_B}$ and $I_{D_S_T}$ in Figure 6.11. I_{C_1} and I_{C_2} are the capacitor charging current, which is a sinusoid waveform, the reference direction has been marked in Figure 6.7. In either switching state, the capacitor charging current is the same with one of the switch current. The input current I_{in} of ZCS-DW-MMCCC is rectified sinusoid waveform with a load current offset, as shown in Figure 6.11. Because of the high input current ripple, the input capacitor current stress is relatively high for single-phase ZCS-DW-MMCCC. By using multiphase ZCS-DW-MMCCC as discussed in the next section, the input current ripple can be reduced significantly. Table 6.3 shows the detailed capacitor charging and discharging status in either switching states of ZCS-DW-MMCCC. All the capacitors are utilized fully in two switching states, which means, it either charges other capacitors with input voltage source, or is charged by the input voltage source with other capacitors. The voltage stress of capacitor C1 and C2 are input voltage V_{in} , the voltage stress of capacitor C3, C4 C5, C6 are $2V_{in}$. The voltage stress of switches $S_{B1} \sim S_{B6}$, $S_{T1} \sim S_{T4}$ are V_{in} , the voltage stress of switches $S_{B7} \sim S_{B8}$, $S_{T5} \sim S_{T6}$ are $2V_{in}$.

Table 6.3 Switching Schemes (Steady State) of ZCS DW-MMCCC.

↓= CHARGING, ↑ = DISCHARGING

Switching State I		Switching State II	
Capacitor charging path	On-state switch	Capacitor charging path	On-state switch
$V_{in} \uparrow \rightarrow C1 \downarrow$	SB1, SB5	$V_{in} \uparrow + C1 \uparrow \rightarrow C3 \downarrow$	ST1, ST2, ST5
$V_{in} \uparrow \rightarrow C2 \downarrow$	SB4, SB6	$V_{in} \uparrow + C2 \uparrow \rightarrow C4 \downarrow$	ST3, ST4, ST6
$C3 \uparrow \rightarrow C5 \downarrow$ $C4 \uparrow \rightarrow C6 \downarrow$ $V_{in} \uparrow + C5 \uparrow + C6 \uparrow$ $\rightarrow \text{Load} \downarrow$	SB2, SB3, SB7, SB8	$V_{in} \uparrow + C5 \uparrow + C6 \uparrow$ $\rightarrow \text{Load} \downarrow$	




Figure 6.11. Ideal waveforms of 5X-ZCS-DW-MMCCC.

6.4 Multiphase DW-MMCCC

For the DW-MMCCC with odd conversion ratio, the multiphase interleaving operation is easily to be achieved. Figure 6.12 shows the three-phase 3X ZCS-DW-MMCCC main circuit structure as an example for the operation analysis. Figure 6.13 shows the ideal waveform for three-phase 3X-ZCS-DW-MMCCC. V_{GS_SAB} and V_{GS_SAT} are the gate signals of the switching devices in phase A. V_{GS_SBB} , V_{GS_SBT} , V_{GS_SCB} and V_{GS_SCT} are the gate signals of the devices in phase B and phase C. Each phase is operated 120 degrees phase shift from each other. And two different gate signals in each phase are complementary with 50% duty cycle. I_{D_SAB} , I_{D_SAT} , I_{D_SBB} , I_{D_SBT} , I_{D_SCB} , and I_{D_SCT} are the drain-source

currents of each switching device. All the switch currents can achieve zero current switching with half sinusoid waveforms. $I_{L_{AS}}$, $I_{L_{BS}}$ and $I_{L_{CS}}$ are the currents through the stray inductance L_{AS} , L_{BS} and L_{CS} . And the stray inductance currents are sinusoid waveforms. I_{in} is the input current with 6ω current ripple which is continuous. And the input current ripple becomes 8.9% compared to the single-phase version which is similar to the case mentioned in [161]. So input the capacitor power loss can be reduced to 0.8% compared to the single-phase version. By using multiphase DW-MMCCC high-power high-current and high power density multilevel dc-dc converter can be built.




Figure 6.12. 3-phase 3X-ZCS-DW-MMCCC main circuit.




Figure 6.13. Ideal waveforms of 3-phase 3X-ZCS-DW-MMCCC.

6.5 Design Considerations

The design of DW-MMCCC should be divided into two cases: the hard switching case and the soft switching case. By using low switching frequency, high capacitance capacitor and minimized stray inductance in the circuit. The DW-MMCCC can be designed in hard switching case with high efficiency. The switch current of the DW-MMCCC in hard switching case is quasi-square with minimized the conduction loss and gate drive loss. Since the switching frequency of DW-MMCCC in hard switching case is not high, the switching loss is acceptable. The DW-MMCCC can also be designed in soft-switching case with ZCS for all the switches as mentioned previously. The conduction loss of ZCS-DW-MMCCC is about 11% higher than the DW-MMCCC in hard switching case. Since the switching loss can be eliminated in soft-switching case, the switching frequency can be increased, small capacitance multilayer ceramic capacitors can be utilized to resonate with the stray inductance existed in the circuit. The capacitor size in soft-switching case can be reduced significantly. With increased switching frequency, the gate drive loss of soft-switching case would be higher than the hard switching case, but considering the reduced switching loss, the ZCS-DW-MMCCC can be designed with almost the same efficiency and reduced capacitor size. In high power applications, the DW-MMCCC designed with soft-switching is preferred for high efficiency and high power density. In order to utilize the stray inductance to resonate with the capacitor and achieve ZCS for all the switches, the circuit layout must be carefully designed. Some of the stray inductance in the circuit should be minimized, while the stray inductance in other placed can be designed higher. Or even air core inductance can be inserted in some of the places in the circuit, in case the stray inductance is not large enough for resonant. The stray inductance as shown in Figure 6.12 can be considered as a good place to insert air core inductance.

6.6 Simulation and Experiment Results

Figure 6.14 shows the simulation results of a 500 W 14 V input voltage, 42 V output voltage, 3-phase 3X DW-ZCS-MMCCC. It can be derived from the figure that the input current waveform is continuous as expected. And all the switch reach zero current switching. And the current of the stray inductance are all sinusoid.

A 100 W 10 V input 30 V output, 3-phase 3X DW-ZCS-MMCCC has been built, and the experimental waveforms are shown in Figure 6.15 ~ Figure 6.17. The switching devices are the MOSFETs IPB009N03L from infineon. The resonant capacitor is about 75.2 μ F using sixteen multilayer ceramic capacitors C5750X7R2A475K from TDK in parallel. The stray inductance is about 200 nH. The switching frequency is about 40 kHz. Figure 6.15 shows the gate drive waveforms of the prototype. Figure 6.15(a) shows the gate drive signals of three phases with 120 degrees phase-shift from each other. Figure 6.15(b) shows the complementary gate drive signal of one-phase. Figure 6.16 shows the switching device S_{AB4} gate drive voltage $V_{GS_S_{AB}}$, the switching device S_{AB4} drain source voltage $V_{DS_S_{AB}}$, and the current $I_{L_{AS}}$ through stray inductance current L_{AS2} . The other switch voltage and stray inductance current are similar to the waveforms as shown in Figure 6.16, so they are not listed here. The stray inductance current is a sinusoid waveform as expected, which means the switch current would be a half sinusoid waveform. All the switching devices achieve zero current switching. There are a little discontinuous during each switching transition of the stray inductance current. This is caused by the deadtime of the switching devices, with proper design and minimized deadtime, this transition discontinuous current can be minimized. Figure 6.17 shows the input voltage and output voltage with the stray inductance current waveforms. The input voltage is 10 V, and the output voltage is 30 V as expected.






Figure 6.14. Simulation results of 500W 3-Phase 3X-ZCS-DW-MMCCC.



(a)

(b)

Figure 6.15. Gate drive waveforms of 500 W 14 V ~ 42 V 3-phase 3X-DW-MMCCC.




Figure 6.16. Switching device voltage and stray inductance current waveform.




Figure 6.17. Input and output voltage and stray inductance current waveform.

6.7 Conclusion

This chapter presents a DW-MMCCC with zero current switching and interleaving capability. The proposed DW-MMCCC has high voltage gain with low switch voltage stress and low switch current stress features similar to the SW-MMCCC. Compared to traditional SW-MMCCC, the capacitor voltage stress of the proposed DW-MMCCC is reduced by half. The DW-MMCCC input and output does not share the same ground as SW-MMCCC does, which is not an issue for the automotive application. By utilizing the stray inductance properly, the ZCS-DW-MMCCC can be achieved, which means the multilayer ceramic capacitor can be utilized to achieve high efficiency with reduced size. Compared to the traditional 3X multilevel dc-dc converter, the proposed 3-phase 3X-ZCS-DW-MMCCC can also achieve high efficiency, with ten times increased power density. By using the proposed DW-MMCCC, high power, high efficiency, and high power density dc-dc converter can be built.

CHAPTER 7

Zero Voltage Switching Double-Wing Multilevel Modular Switched-Capacitor DC-DC Converter with Voltage Regulation

This chapter presents a phase-shift control method for double-wing multilevel modular switched-capacitor dc-dc converter (DW-MMCCC) to achieve output voltage regulation and zero voltage switching features. By utilizing the circuit stray inductance, and the proposed phase-shift control method, the output voltage of DW-MMCCC can be controlled without sacrificing efficiency significantly. The DW-MMCCCs with odd conversion ratio and even conversion ratio are analyzed separately. Simulation and experiments results are provided to demonstrate the validity of the proposed method. A 500 W prototype is being built and tested...⁷

7.1 Introduction

Since 1970s, switched-capacitor dc-dc converter has been investigated due to its small size, light weight, high efficiency, low EMI and easily integrated features [76, 90, 101, 111, 162, 163]. However, for most of the switched-capacitor dc-dc converters, only fixed voltage gain can be achieved due to the topology structure. The voltage regulation problem of switched-capacitor dc-dc converter becomes a major challenge that limits its application. Many methods have been investigated in the literature to achieve voltage regulation with different circuits [91, 147, 164-173]. The application area of the above mentioned literature is in low power (less than 20W) conversion area, where efficiency can be sacrificed to achieve fine voltage regulation.

⁷ This work has been submitted to Applied Power Electronics Conference and Exposition (APEC), 2013

Recently, the multilevel magnetic-less dc-dc converter (switched-capacitor dc-dc converter) has been applied to automotive applications due its small size and high operated temperature features [82, 94-96, 138, 151, 152, 159]. High power (up to 55 kW) and high efficiency (up to 99%) multilevel dc-dc converters have been built and tested. However, these traditional multilevel dc-dc converters may have difficulty to achieve high efficiency with high voltage conversion ratio, and they also cannot achieve fine voltage regulation, only different step voltages can be generated [138, 151, 152]. In order to achieve high conversion ratio with high efficiency, a multilevel modular switched-capacitor dc-dc converter (MMCCC) has been proposed [78-80, 98-100, 130-132, 153]. And by utilizing the stray inductance in the circuit, the zero current switching (ZCS) MMCCC can be achieved with higher efficiency and smaller size [133-135, 154, 161, 174]. A double-wing (DW) MMCCC has been proposed recently with reduced capacitor voltage stress than the traditional MMCCC. By considering the circuit stray inductance, a ZCS-DW-MMCCC can also be achieved with high efficiency and small capacitor size. But the fine voltage regulation is still not achieved for these converters. A switched-capacitor based resonant converter with phase-shift control has been proposed recently [175, 176]. By using the phase-shift control, a fine output voltage regulation with high efficiency can be achieved for the proposed resonant converter.

This chapter presents a phase-shift control method for the DW-MMCCC to achieve output voltage regulation and zero voltage switching. For the traditional control method for DW-MMCCC, the switching devices are controlled complementarily with 50% duty cycle. By using the proposed phase-shift control method, the switching devices are divided into two groups. The devices in each group are controlled complementarily with 50% duty cycle; the phase-shift angle between the two groups can be used to control the output voltage. There are some differences

between the DW-MMCCC with odd conversion ratio and even conversion ratio, so they are analyzed separately using two examples 3X-DW-MMCCC and 4X-DW-MMCCC. The stray inductance in the circuit can be utilized and controlled as a current source to charge the output capacitor. The zero voltage switching (ZVS) of the switches can be achieved by utilizing the energy stored in the stray inductance by selecting proper dead-time and the device output capacitance. The close loop control block diagram with carefully calculated feed-forward is proposed and discussed. The simulation results are provided to demonstrate the validity and features of the proposed circuit. A 500 W prototype is being built, experimental results are provided.

7.2 Proposed Circuit Description and Basic Operation

Principles

Figure 7.1 shows the NX-DW-MMCCC with odd conversion ratio, the conversion ratio is up to N where N equals $2n+1$ (n is natural number). Figure 7.2 shows the NX-DW-MMCCC with even conversion ratio, the conversion ratio is up to N, where N equals $2n$. The parasitic inductance has been draw in the figure. These parasitic inductance can be considered as carefully designed PCB trace or air core inductor. Figure 7.3 shows the 3X-DW-MMCCC main circuit structure. Without using phase-shift control, this circuit can step up or step down three times of the input voltage. By using proposed-phase shift control, this circuit can step down the input voltage to $(1/6 \sim 1/2)$ with high efficiency or step up the input voltage from $(2 \sim 6)$ times). Since the operation of step down and step up is similar, only the step down case is analyzed without losing generosity. Figure 7.4 shows the ideal waveforms of the 3X-DW-MMCCC with phase-shift control. There are four different modes.




Figure 7.1 NX Double-wing multilevel modular switched-capacitor dc-dc converter with odd conversion ratio




Figure 7.2 NX-Double-wing multilevel modular switched-capacitor dc-dc converter with even conversion ratio




Figure 7.3 3X-DW-MMCCC main circuit structure.






Figure 7.4 Ideal waveforms of 3X-DW-MMCCC with phase-shift control.




(a)




(b)

Figure 7.5 Equivalent circuits in each operation modes of the 3X-DW-MMCCC with phase-shift control.

Figure 7.5 cont'd



(c)



(d)

$S_{T3,4}$, $S_{T1,2}$, $S_{B3,4}$, $S_{B1,2}$ are the gate drive control signals of the switches $S_{T1} \sim S_{T4}$, $S_{B1} \sim S_{B4}$ respectively. From the figure, we can derive that, the control signal of i_1 and i_2 are the current of the stray inductance, the current reference direction is mark in the Figure 7.3. Figure 7.5 shows four different equivalent circuit in each operation modes of 3X-DW-MMCCC with phase-shift control. The mode I as shown in Figure 7.5(a) is the same with one of the traditional operation mode, the energy is transferred from the input to the output through the three capacitors in series. During this mode, all the capacitors are charged by the input voltage source. Figure 7.5(b) is the new operation mode, during this mode, the current circulating in the small loop L_{S1} and C_1 or L_{S2} and C_2 . During this mode, the stray inductor current i_1 and i_2 change the direction. Figure 7.5(c) is also the same with one of the traditional operation mode, the energy is transferred from the two capacitors C_1 and C_2 to the load. Figure 7.5(d) is the new operation mode, during this mode, the current circulating in a bigger current loop. And the stray inductor current also change the direction. Figure 7.6 shows the 4X-DW-MMCCC main circuit structure with the conversion ratio equals to four. Although the structure of the even conversion ratio DW-MMCCC is slightly different with the odd conversion ratio DW-MMCCC, the phase-shift control method is the same. All the switching devices connected between the low voltage dc link $S_{T1} \sim S_{T3}$, $S_{B1} \sim S_{B3}$ are in one group name as body switches, all the devices connected between the low voltage dc-link and high voltage dc link S_{T4} , S_{T5} , S_{B4} , S_{B5} are in one group named as wing switches. All the switches in the body switches group or in the wing switches group are controlled complementarily with 50% duty cycle as usual, a phase-shift angle is added between two groups. There are also four different modes in the DW-MMCCC with even conversion ratio, as shown in Figure 7.7. Figure 7.8 shows the ideal waveforms of 4X-DW-MMCCC with phase-shift control. It can be derived from the figure that, the output current

waveforms of the DW-MMCCC with even conversion ratio is more symmetric than the odd conversion ratio DW-MMCCC. And the capacitor voltage or the output voltage ripples of the even conversion ratio DW-MMCCC is smaller than the odd conversion ratio DW-MMCCC due to the self interleaving structure.






Figure 7.6 4X-DW-MMCCC main circuit structure.




(a)

Figure 7.7 Equivalent circuits in each operation modes of the 4X-DW-MMCCC with phase-shift control.


Figure 7.7 cont'd



(b)



(c)



(d)




Figure 7.8 Ideal waveforms of 4X-DW-MMCCC with phase-shift control.

However, the multiphase interleaving operation of odd conversion ratio DW-MMCCC can be achieved easily to reduce the input and output current ripple and voltage. The proper circuit can be selected based on the application requirement.

7.3 Soft-switching Operation Principles of the DC-DC Converter Module

By utilizing the energy stored in the stray inductance, the ZVS of all the switches can be achieved. The 3X-DW-MMCCC will be used as an example for analysis without losing generality. Due to the circuit symmetric features, the ZVS operation principles of the 3X-DW-

MMCCC will only half cycle for analysis. Figure 7.9 shows the idealized voltage and current waveforms with ZVS during a half cycle. The detailed equivalent circuit in each state is shown in Figure 7.10.






Figure 7.9 Idealized voltage and current waveforms with ZVS.




(a)




(b)

Figure 7.10 Commutation modes during a half switching cycle. (a) ($t_0 \sim t_1$), (b) ($t_1 \sim t_2$), (c) ($t_2 \sim t_3$), (d) ($t_3 \sim t_4$), (e) ($t_4 \sim t_5$), (f) ($t_5 \sim t_6$), (g) ($t_6 \sim t_7$), (h) ($t_7 \sim$)

Figure 7.10 cont'd




(c)




(d)

Figure 7.10 cont'd



(g)



(h)

7.4 Control Strategy

Figure 7.11 shows the system control block diagram. The output voltage and load current are sensed to calculate the feed-forward phase-shift angle. And a PI controller is used to compensate the parameter errors.




Figure 7.11 Control block diagram of the DW-MMCCC with phase-shift control.

7.5 Simulation Results

Figure 7.12 shows the simulation results of 500 W 3X-DW-MMCCC with 42 V input and three different output voltages. The switching frequency is about 62.5 kHz. The stray inductance is L_{S1} and L_{S2} is about 270 nH. The capacitance of C_1 and C_2 is 100 μ F.






Figure 7.12 (a)Simulation results of 500 W 3X DW-MMCCC with 42 input and three different output voltage. (a) 14 V output. (b) 12 V output (c) 16 V output.

Figure 7.12 cont'd




(b)


Figure 7.12 cont'd



(c)




(a)



(b)

Figure 7.13 Experiments results of 500 W 3X DW-MMCCC with 36.8 V input voltage and three different output voltage(a) 12.68 V, (b) 11.6 V (c) 13.4 V.

Figure 7.13 cont'd



(c)

7.6 Conclusion

This chapter presents a phase-shift control method of DW-MMCCC to achieve output voltage fine regulation and zero voltage switching for all the switches. By utilizing the carefully designed stray inductance and controlling the current through it, the output voltage fine regulation can be achieved. Since zero voltage switching can be achieved for all the switches, the switching loss can be eliminated. The converter can be designed to achieve up to 99% efficiency by selecting the proper switching devices and capacitors. By implementing the proposed control method with the traditional step voltage output method, a fine regulation of switched-capacitor dc-dc converter can be achieved with high efficiency in a wide output voltage range. Simulation results are provided to demonstrate the validity of the proposed control method. A 500 W

prototype is being built, experimental results with efficiency curves are provided to illustrate the features of the proposed circuit.

CHAPTER 8

Z-source and Quasi-Z-source DC-DC Converters for DC Motor Drive and Zero Voltage Electronic Load Applications

This chapter presents a group of Z-source and quasi-Z-source dc-dc converter topologies derived from the Z-source and quasi-Z-source inverters. These dc-dc converters own special features, including four quadrant operation and ideal current source characteristics. By only utilizing two active switches and the Z-source network, these converters are able to output positive voltage and negative voltage at the same time by changing duty cycle. Therefore, these converters can provide four quadrant operations for DC motor drive with minimal number of switches. The two active switches of these converters are controlled complementarily. At 0.5 duty cycle, some of the proposed converters can output zero voltage, which means they can draw constant current without any voltage drop like an ideal current source. By using this feature, Z-source dc-dc converter can be used as a zero voltage electronic load for photovoltaic (PV) cell testing. A Z-source dc-dc converter prototype with one MOSFET and a diode has been built to demonstrate the first and forth quadrant operation. A quasi-Z-source dc-dc converter prototype has also been built to demonstrate the ideal current source feature. Experimental results are provided to verify the validity and features of proposed circuits.⁸

8.1 Introduction

⁸ This work has been presented in part in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE, 2009, pp. 1097-1101.*

Recently, many renewable dc sources (photovoltaic array, fuel cell) have been used for industry applications such as dc motor drives. A four quadrant dc-dc converter is required for the dc motor drive (forward, backward motoring and braking) [16-18]. Voltage-fed full-bridge dc-dc converters have been used for dc motor drives for many years [18]. For low power dc motor drive, semiconductor switching device cost is the major part of the total cost. By utilizing four active switches, full-bridge dc-dc converters suffer relatively high cost problem. Therefore, to develop a low cost dc-dc converter with fewer switches for dc motor drive becomes a challenge.

At the same time, in the performance test of the renewable energy source such as photovoltaic (PV) arrays, an electronic load is used. In order to test the PV arrays short circuit characteristics, zero voltage operation of the electronic load is required, which is a major challenge for the electronic load design [177-185]. It is difficult for the traditional electronic load to output low voltage near zero due to the transistor power loss and saturation [186]. A zero voltage electronic load (ZVEL) based on Z-source inverter has been proposed recently [187]. It is able to output zero voltage and meets the needs of renewable energy sources testing. But five active switches have to be used.

In order to overcome the problems of voltage-fed and current-fed inverter as well as to achieve buck-boost voltage gain, Z-source inverters (ZSIs) and quasi-Z-source inverters (qZSIs) have been proposed recently [188-192]. ZSIs and qZSIs have been investigated vastly and applied for adjustable speed drive, UPS, fuel cell and photovoltaic applications [193-204]. The control and modulation methods of ZSI are also proposed, compared and investigated thoroughly [125, 205-216]. Utilizing the Z-source network in the dc-dc converter becomes popular recently. Single-phase quasi-Z-source inverter has been applied in the isolated dc-dc converter for distributed power generation applications [217-220]. Two dc-dc converters derived from the Z-

source inverter have been proposed [221, 222]. But detailed device stress analysis, passive component design, and converter voltage gain considering circuit power loss are not covered. Some other dc-dc converters that make use of the Z-source network as a basic cell to achieve four quadrant operation have been proposed [223]. But the derived topologies are not complete, more simply dc-dc converter topologies with four quadrant operation features utilizing Z-source network should also be discussed [224]. Other dc-dc converter topologies using coupled inductor or hybrid Z-network to achieve four quadrant operations have been investigated [189, 225]. But coupled inductors have to be used in these circuits. Therefore, more dc-dc converter utilizing Z-source network with minimum number of passive components should be derived. The detailed design consideration issues of Z-source dc-dc converter including device stress analysis, passive components design, and the converter voltage gain curve in non-ideal case should be discussed.

This chapter presents a family of dc-dc converters derived from the existing voltage-fed/current-fed ZSI/qZSI inverter topologies. The existing Z-source dc-dc converters with four quadrant operation features [221-223] are summarized. More Z-source or quasi-Z-source dc-dc converters with less passive components are proposed in this chapter. These dc-dc converters are able to achieve the four quadrant (bidirectional current flow and bipolar output voltage) operation with minimal number of switching devices and passive components. When the duty cycle changes from 0 to 0.5, these converters can output positive voltage with buck or boost characteristic. When the duty cycle changed from 0.5 to 1, these converters can output negative voltage with buck-boost characteristic. Duty cycle 0.5 is the boundary point of the positive output and negative output. At 0.5 duty cycle some of the converters can output zero voltage while others can output infinity voltage. The converters that can output zero voltage at 0.5 duty cycle can be used as a ZVEL for PV arrays test. A Z-source dc-dc converter prototype with an

active switch and a diode was built to confirm the operation in the first and fourth quadrant. A quasi-Z-source dc-dc converter based ZVEL has also been built. Experiment results are given to demonstrate the specific features of the proposed circuits.


8.2 Topology Derivation and Proposed Circuits

In this section, a systematic way of deriving Z-source dc-dc converters from the voltage-fed/current-fed ZSI or qZSI topologies will be provided. Twelve Z-source/quasi-Z-source dc-dc converter topologies will be derived, some of the derived Z-source dc-dc converter topologies have already been proposed in the literature using other derivation methods [221-223]. However, by using the proposed method in this chapter, more circuits with simpler structures can be derived. The dc-dc converter that can be derived from the voltage-fed/current-fed ZSI topologies will be termed as Z-source dc-dc converter, others that can be derived from the qZSI topologies will be termed as quasi-Z-source dc-dc converter.


To derive a corresponding dc-dc converter from voltage-fed ZSI/qZSI, the following procedure can be followed: (1) replace the diode with an active switch; (2) replace the inverter bridge with one active switch; (3) add an LC filter in parallel with the switch or add the load directly in parallel with one of the capacitors of the Z-source network. To derive a corresponding dc-dc converter from current-fed ZSI/qZSI, similar procedure can be followed: (1) replace the diode with an active switch; (2) replace the inverter bridge and C filter with one active switch in series with a capacitor. After one circuit is derived by using the aforementioned methods, the input and the output can be swapped to obtain its inverse circuit.

Figure 8.1 shows two Z-source dc-dc converters that can be derived from the traditional voltage-fed and current-fed ZSIs [190-192]. Figure 8.1(a) is derived from the voltage-fed ZSI by replacing the input diode with an ideal switch S2, replacing the inverter bridge with an ideal

switch S_1 and a LC filter in parallel with the switch. Figure 8.1(b) can be derived from the current-fed ZSI by replacing the diode with an ideal switch S_1 , replacing the inverter bridge and the C filter with an ideal switch S_2 in series with a capacitor. Figure 8.1(b) can also be derived by swap the input and output of the Figure 8.1(a).



(a)




(b)


Figure 8.1. (a) Z-source dc-dc converter (a) derived from the voltage-fed ZSI, (b) Z-source dc-dc converter (b) derived from the current-fed ZSI.

Figure 8.2 ~ Figure 8.4 shows the quasi-Z-source dc-dc converters derived from the voltage-fed qZSI. Figure 8.2(a) shows the quasi-Z-source dc-dc converter that can be derived directly from the voltage-fed qZSI with continuous input current. Figure 8.2(b) shows the inverse circuit of Figure 8.2(a) by swapping the input and the output. Figure 8.3(a) shows the quasi-Z-source dc-dc converter derived from the voltage-fed qZSI with continuous input current by adding the

load directly in parallel with the capacitor C_2 of Z-source network. Figure 8.3(b) shows the corresponding inverse circuit of Figure 8.3(a). Figure 8.4(a) shows the quasi-Z-source dc-dc converter derived from the voltage-fed qZSI with discontinuous input current. Figure 8.4(b) shows the inverse circuit of Figure 8.4(a).




(a)




(b)

Figure 8.2. Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with continuous input current.




(a)



(b)


Figure 8.3 Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with continuous input current.



(a)

Figure 8.4 (a) Quasi-Z-source dc-dc converters derived from the voltage-fed qZSI with discontinuous input current.

Figure 8.4 cont'd




(b)

Figure 8.5 and Figure 8.6 shows the quasi-Z-source dc-dc converters derived from the current-fed qZSI. Figure 8.5(b) shows the quasi-Z-source dc-dc converter that can be derived from the current-fed qZSI with continuous input current. Figure 8.5(a) shows the corresponding inverse circuit of Figure 8.5(b). Figure 8.6(b) shows the Z-source dc-dc converter that can be derived from the current-fed qZSI with discontinuous input current. Figure 8.6(a) shows the corresponding inverse circuit of Figure 8.6(b). Figure 8.6(a) also can be derived from the voltage-fed ZSI by adding load in parallel with the capacitor of Z-source network. Since the circuits in Figure 8.6 can also be derived from the voltage-fed ZSI, it will also be termed as Z-source dc-dc converter.

The Z-source and quasi-Z-source dc-dc converters, as shown in Figure 8.1, Figure 8.4, and Figure 8.5 have been proposed by using other derivation methods [221-223]. By using the proposed systematic deriving method, more circuits, as shown in Figure 8.2, Figure 8.3, and Figure 8.6 can be derived. For the Z-source and quasi-Z-source dc-dc converters in Figure 8.3 and Figure 8.6, the structure are simpler, the number of passive components is reduced. This chapter will concentrate on the Z-source dc-dc converters in Figure 8.3 and Figure 8.6.


The DC characteristics of the circuits in Figure 8.1(a), Figure 8.2(a), Figure 8.3(a), Figure 8.4(a), Figure 8.5(a), and Figure 8.6(a) are the same including voltage gain and device stress. Define the conduction percentage of switch S_1 as the duty cycle. When the duty cycle is changed from 0 to 0.5, the output voltage of these circuits will be changed from the input voltage to positive infinity voltage, which is similar to the boost converter. When the duty cycle is changed from 0.5 to 1, the output voltage of these circuits will be changed from negative infinity to 0, which is similar to the buck-boost converter. Theoretically, when the duty cycle equals to 0.5, these circuits can output positive infinity and negative infinity voltage at the same time. However, due to the circuit power loss, these circuits can only output zero voltage at 0.5 duty cycle. This situation will be discussed in detail section IV. In order to output the positive voltage and negative voltage at the same time, two bi-polar voltage blocking and uni-directional current flowing switching devices, such as Reverse Blocking IGBT (RB-IGBT) have to be used. In section V, more detailed explanation of device selection using device voltage stress and current stress analysis will be provided.




(a)

Figure 8.5. Quasi-Z-source dc-dc converters derived from the current-fed qZSI with continuous input current.


Figure 8.5 cont'd



(b)



(a)



(b)

Figure 8.6. Z-source dc-dc converters derived from the voltage-fed ZSI or current-fed qZSI with discontinuous input current.

The DC characteristics of the circuits in Figure 8.1(b), Figure 8.2(b), Figure 8.3(b), Figure 8.4(b), Figure 8.5(b), and Figure 8.6(b) are the same including voltage gain and device stress. The duty cycle is also defined using the conduction percentage of switch S1. When the duty cycle is changed from 0 to 0.5, the output voltage of these circuits can be changed from the input voltage to zero, which is similar to the buck converter. When the duty cycle is changed from 0.5 to 1, the output voltage of these circuits can be changed from 0 to negative infinity, which is similar to the buck-boost converter. When the duty cycle equals to 0.5, these circuits can output zero voltage. The case of these circuits output zero voltage at 0.5 duty cycle is totally different with the case of above mentioned circuits in Figure 8.1(a)~Figure 8.6(a). These circuits can operate at 0.5 duty cycle without output any power with a little circulating power loss. On the other hand, the aforementioned circuits in Figure 8.1(a)~Figure 8.6(a), can operate at 0.5 duty cycle with all the input power becomes power loss. Different from the circuits in Figure 8.1(a)~Figure 8.6(a), these circuits can utilize two bidirectional current flowing and uni-polar voltage blocking switching devices, such as IGBT and MOSFET to output the positive voltage and negative voltage at the same time. The detailed device stress analysis will also be provided in section V.

8.3 The DC Operation Modes Analysis

As mentioned previously, the converters in Figure 8.1(a)~Figure 8.6(a) have the similar dc characteristics, and the converters in Figure 8.1(b)~Figure 8.6(b) have the similar dc characteristics. In this section, the Z-source dc-dc converter, as shown in Figure 8.6(b) will be used as an example for the dc operation mode analysis. Figure 8.7 shows the Z-source dc-dc converter with all the reference direction marked in the figure for DC operation analysis. The reference direction of the inductor current I_1 , I_2 , the switch current I_{S1} , I_{S2} the capacitor voltage

V_1 , and V_O are marked in the figure. In order to output the positive voltage and the negative voltage at the same time, two active switches (MOSFETs, IGBTs, etc.) with their anti-parallel diodes should be used. If only positive voltage or negative voltage output is needed, only one active switch and a diode are needed for the operation. If zero voltage output is needed, two active switches have to be used at the same time. In the following analysis, these three situations will be discussed separately in terms of duty cycle. Based on the output voltage, the operation mode of this converter can be divided into buck mode, buck-boost mode and zero output voltage mode. In buck mode, the duty cycle is changed from 0 to 0.5; the converter can output positive voltage. During this mode, only one active switch S_2 is needed, the switch S_1 can be replaced with a diode D_1 . In buck-boost mode, the duty cycle is changed from 0.5 to 1; the converter can output negative voltage. During this mode, only one active switch S_1 is needed, the switch S_2 can be replaced with a diode D_2 . In zero output voltage mode, the duty cycle is equal to 0.5, the converter can output zero voltage. During this mode, two active switches have to be used. Define the conduction time of S_1 or D_1 as the duty cycle D .





Figure 8.7 Z-source dc-dc converter of Figure 8.6(b) for dc operation analysis. The voltage and current direction marked in the figure is the reference direction. The real voltage and current direction of this converter will varies in different mode.

8.3.1 Buck Mode with Positive Output($0 < D < 0.5$)

When the duty cycle is changed from 0 to 0.5, this Z-source dc-dc converter is similar to a buck converter. The output voltage is positive and the converter voltage gain is smaller than 1. Only one active switch and a diode are needed for the operation. During this duty cycle range, the switch S1 can be considered as the synchronous rectifier, which is similar to the bottom switch of buck converter.

Figure 8.8 shows the two equivalent switching states of the Z-source dc-dc converter in buck mode. Figure 8.8(a) shows the switching state when the switch S2 is on. There are two current loops in this switching state. The real current direction of each loop is marked in the figure with dotted arrow line. During this switching state, the input voltage source V_g charges the inductor L_1 and the output capacitor C_2 ; the capacitor C_1 charges the inductor L_2 and the output capacitor C_2 . Figure 8.8(b) shows the switching state when the diode D1 is on. There are also two current loops in this switching state. The real current direction is also marked with dotted arrow line in the figure. During this switching state, the diode D1 is conducted for the continuation of inductor current I_1 and I_2 . The capacitor C_1 is charged by the inductor L_1 , and the energy of the inductor L_2 flows back to the input voltage source.



(a)

Figure 8.8 Two switching states of Z-source dc-dc converter in buck mode. (a) switch S2 is on; (b) diode D1(S1) is on.

Figure 8.8 cont'd




Figure 8.9 shows the typical waveforms of Z-source dc-dc converter in buck mode. $D1(S1)$ and $S2$ show the conduction time of two switches. The inductor current $I1$ and $I2$ are negative, because the real inductor current is opposite to the reference inductor current as marked in Figure 8.7. The switch current I_{S1} and I_{S2} are the sum of the inductor current $I1$ and $I2$. Since the switch $S1$ can be replaced by a diode $D1$ in this mode, the current I_{S1} is negative, which is opposite to the reference current I_{S1} as marked in Figure 8.7. Output voltage is positive and is always smaller than the input voltage.

When the duty cycle is near 0.5, or the inductor current is small, the switch $S1$ cannot be replaced by the diode for the circuit analysis. Since discontinuous mode may happen if only a diode is used. The discontinuous mode of this converter only using a diode is out of the scope of this chapter, which will not be discussed here. When the duty cycle is near 0.5, two active switches $S1$ and $S2$ have to be used for the circuit analysis, which is similar to the zero output voltage mode in part C.





Figure 8.9 Typical waveforms of Z-source dc-dc converter in buck mode ($0 < D < 0.5$). The current and voltage reference direction is according to the marked direction in Figure 8.7.

8.3.2 Buck-boost Mode with Negative Output ($0.5 < D < 1$)

When the duty cycle is changed from 0.5 to 1, this Z-source dc-dc converter is similar to a buck-boost converter. The output voltage is negative and the converter voltage gain is from zero to negative infinity. Only one active switch and a diode is needed for the operation. During buck-boost mode, the switch S2 can be considered as the synchronous rectifier, which is similar to the output switch of the buck-boost converter.

Figure 8.10 shows the two equivalent switching states of the Z-source dc-dc converter in buck-boost mode. Figure 8.10(a) shows the switching state when the switch S1 is on. There are two current loops in this switching state. The real current direction is marked in the figure with dotted arrow line. During this switching state, the input voltage source V_g charges the inductor L2; the capacitor C1 charges the inductor L1. Figure 8.10(b) shows the switching state when the diode D2 is on. There are also two current loops in this switching state. The real current direction is also marked with dotted arrow line in the figure. During this switching state, the diode D2 is conducted for the continuation of inductor current I1 and I2. The capacitor C1 and C2 is charged by the inductor L2, and the capacitor C2 and the input voltage source is charged by the inductor L1.



(a)

Figure 8.10 Two switching states of Z-source dc-dc converter in buck-boost mode. (a) switch S1 is on; (b) diode D2(S2) is on.

Figure 8.10 cont'd





Figure 8.11 Typical waveforms of Z-source dc-dc converter in buck-boost mode ($0.5 < D < 1$). The current and voltage reference direction is according to the marked direction in Figure 8.7.


Figure 8.11 shows the typical waveforms of Z-source dc-dc converter in buck-boost mode. S1 and D2(S2) show the conduction time of two switches. The inductor current I1 and I2 are positive, because the real inductor current is the same with the reference inductor current as marked in Figure 8.7. The switch current I_{S1} and I_{S2} are the sum of the inductor current I1 and I2. During the buck-boost mode, S2 can be replaced by a diode D2, so the current I_{S2} is negative, which is the opposite of the reference current I_{S2} as marked in Figure 8.7. Output voltage is negative, and can be changed from zero to negative infinity with the change of duty cycle.

8.3.3 Zero Output Voltage Mode ($D=0.5$)


When the duty cycle is equal to 0.5, this Z-source dc-dc converter can output zero voltage. During this mode, the average value of the output capacitor voltage is zero, it still have ac voltage ripples. The average value of the inductor L1 and L2 current is also zero; the inductors still have ripple current. Two active switches with bi-directional current flow capability have to be utilized in this mode, since the ac ripple current of the inductor have to flow from both of the switches. During this mode, only the inductor ac ripple current can cause the power loss of the switches and the inductors. Although the output power is zero during this mode, the standby power loss is not high. The zero output voltage mode of Z-source dc-dc converter is totally different from the traditional buck or boost converter, since the two switches is controlled to output zero voltage. This means these converters can be control as a constant current load with zero dc voltage. By using this feature, the quasi-Z-source dc-dc converter shown in Figure 8.3(b) can be used as the ZVEL, which will be discussed in detail in section VII.

Figure 8.12 shows the two switching states of the zero output voltage mode. Figure 8.12(a) shows the situation when the switch S1 is turned on. There are two current loops in this state. The real current direction of both inductors L1 and L2 will change from negative to positive

corresponding to the reference direction as shown in Figure 8.13. During this switching state, the inductor L_1 and L_2 will charge the capacitor C_1 and the input voltage source. After the inductor current decreases to zero, these two inductors will be charged by the capacitor C_1 and the input voltage source. Only circulating current exists in this state. Figure 8.12(b) shows the situation when the switch S_2 is turned on. Similarly to the last switching state, there are also two current loops as marked in the figure. And the real current direction of both inductors will change from positive to negative. During this switching state, the energy stored in the inductor L_1 and L_2 will transfer to the input voltage source or capacitor C_1 . And then the input voltage source and the capacitor C_1 will charge the inductor L_1 and L_2 in the other direction.



(a)



(b)

Figure 8.12 Two switching states of Z-source dc-dc converter in zero voltage output mode. (a) switch S_1 is on; (b) switch S_2 is on.

Figure 8.13 shows the typical waveforms of Z-source dc-dc converter in zero output voltage mode. S1 and S2 show the control signal of the two switches. The dc current of inductor I1 and I2 is zero, but the inductors still have ripple current. The switch current I_{S1} and I_{S2} are the sum of the inductor current I1 and I2. And the direction of the switch current will also change during one switching state since only inductor ac current flows through the switches. The dc value of the output voltage is zero. Assume the output capacitor is large enough; the ac ripple of the output capacitor is small. Therefore, the output voltage ac ripple is not marked in the Figure 8.13.




Figure 8.13 Typical waveforms of Z-source dc-dc converter in zero output voltage mode ($D=0.5$). The current and voltage reference direction is according to the marked direction in Figure 8.7.

The Z-source dc-dc converters in Figure 8.1(b) ~ Figure 8.6(b) have the similar dc operation mode as discussed in this section. The other six Z-source dc-dc converters in Figure 8.1(a) ~ Figure 8.6(a) have three different operation modes: boost mode, buck-boost mode, and prohibited mode. Since these converters are the inverse converters as discussed in this section,


the dc operation can be derived accordingly, which will not be discussed in detail in this chapter. When the duty cycle is equal to 0.5, these converters enter into prohibited mode. In this mode, all the input power becomes power loss of the circuit, which is similar to the boost or buck-boost converter with unity duty cycle. So the 0.5 duty cycle of the Z-source dc-dc converters in Figure 8.1(a) ~ Figure 8.6(a) should be prohibited.

8.4 Converter Voltage Gain Analysis


In this section, the Z-source dc-dc converter voltage gain (output voltage over input voltage) in ideal case and non-ideal case considering the circuit power loss will be analyzed. The Z-source dc-dc converters in Figure 8.1(a) ~ Figure 8.6(a) have the same voltage gain, and the Z-source dc-dc converters in Figure 8.1(b) ~ Figure 8.6(b) have the same voltage gain. The Z-source dc-dc converter in Figure 8.6(b) is used as an example for the voltage gain analysis, other converter voltage gain can be derived in a similar manner.

Figure 8.14 shows the two switching states of Z-source dc-dc converter in Figure 8.6(b) considering the inductor power loss and the switch conduction loss. Figure 8.14(a) shows the case when the switch S1 is turned on, Figure 8.14(b) shows the case when the switch S2 is turned on. The reference of voltage polarity and current direction for the following analysis is also marked in the figure. Assume the input voltage is V_g , the voltage across the capacitor C1 is V_1 , the voltage across C2 is V_o , the current through L1 is I_1 , the current through L2 is I_2 . Define the conduction of S1 is duty cycle. R_L is added in series with the inductor to represent the inductor power loss, and R_{on} is added to represent the switch turn on resistance. Assume the R_L of inductor L1 and L2 is the same, and the R_{on} of switch S1 and S2 is the same. Although these resistors cannot represent all the power loss in the circuit, they already can reflect the trend of

voltage gain curve with the increase of power loss. The infinity voltage gain will not exist in the circuit; the peak voltage gain will be limited by the power loss of the circuit.



(a)



(b)

Figure 8.14 Two switching states of Z-source dc-dc converter in Figure 8.6(b) considering the inductor power loss and the switch conduction loss. (a) S1 is on, S2 is off. (b) S2 is on, S1 is off.

According to the inductor voltage-second balance equation on L1 and L2 and the capacitor charge balance equation on C1 and C2, one has

$$\begin{cases} (V_1 - I_1 R_L - (I_1 + I_2) R_{on}) D + \\ (V_o - V_g - I_1 R_L - (I_1 + I_2) R_{on})(1 - D) = 0 \\ (V_g - I_2 R_L - (I_1 + I_2) R_{on}) D + \\ (V_o - V_1 - I_2 R_L - (I_1 + I_2) R_{on})(1 - D) = 0 \\ -I_1 D + I_2(1 - D) = 0 \\ \left(-\frac{V_o}{R}\right) D + \left(-I_1 - I_2 - \frac{V_o}{R}\right)(1 - D) = 0 \end{cases} \quad (8.1)$$

By solving the equations in (8.1), one can get

$$M(D) = \frac{V_o}{V_g} = \frac{(1 - D)(1 - 2D)}{\frac{R_{on}}{R} + \frac{R_L}{R}(1 - 2D + 2D^2) + (1 - D)^2} \quad (8.2)$$

Define

$$\frac{R_{on}}{R} = k_1, \quad \frac{R_L}{R} = k_2 \quad (8.3)$$


k_1 and k_2 can be considered as the power loss coefficient. When $k_1 = k_2 = 0$, it is the ideal case without any power loss. Figure 8.15(a) shows the Z-source DC-DC converter voltage gain curves as derived in (8.2), considering converter power loss. The peak converter voltage gain will reduce with the increase of k_1 and k_2 . When the duty cycle is equal to 0.5, these converters can output zero voltage. When the duty cycle is one, the converter voltage gain equals to zero instead of negative infinity. The unity duty cycle should be prohibited, since all the input power becomes power loss at this point.

Similarly, the voltage gain curve considering the inductor and the switch power loss of Z-source dc-dc converter in Figure 8.6(a) can also be derived as,

$$M(D) = \frac{V_o}{V_g} = \frac{(1 - D)(1 - 2D)}{k_1 + k_2(1 - 2D + 2D^2) + (1 - 2D)^2} \quad (8.4)$$

Figure 8.15(b) shows the voltage gain curve of Z-source dc-dc converter in Figure 8.6(a) after considering the power loss. As shown in Figure 8.15(b), in ideal case when $k_1 = k_2 = 0$, the


converter voltage gain is discontinuous at the 0.5 duty cycle point. But considering the circuit power loss, which means k_1 and k_2 are not zero, the converter voltage gain is actually zero at the 0.5 duty cycle. The 0.5 duty cycle should be prohibited for the converter in Figure 8.6(a), since all input power becomes power loss at this point.



(a)

Figure 8.15 Z-source dc-dc converters voltage gain in ideal and non-ideal case considering converter power loss.

Figure 8.15 cont'd



(b)

8.5 Device Stress Analysis and Passive Components Design

Guidelines

In this section, the switching device voltage stress and current stress will be analyzed. In order to output positive and negative voltage at the same time, RB-IGBT or IGBT with anti-parallel diode have to be used for different Z-source dc-dc converters. The correct switching device that should be used for each topology will be explained here. Passive component design guidelines will also be provided.

8.5.1 Switching Device Voltage and Current Stress

The Z-source dc-dc converter in Figure 8.6(b) will also be used as an example to analyze device voltage stress. The definition of power device voltage stress polarity is shown in Figure


8.14. The device stress analysis can be derived assuming $k_1 = k_2 = 0$ without losing generality, since the device stress polarity is the major concern to select the correct switching device. With different switches are turned on, the voltage V_{S1}, V_{S2} can be derived as,

$$V_{S1} = V_{S2} = V_1 + V_g - V_o = 2V_g - V_o = \frac{V_g}{1-D} \quad (8.5)$$


By exchanging the input voltage source and the output capacitor without changing the voltage reference and current direction of Figure 8.14, one can derive the switch voltage stress of Z-source dc-dc converters in Figure 8.6(a) using the following equations,

$$V_{S1} = V_{S2} = 2V_o - V_g = \frac{V_g}{1-2D} \quad (8.6)$$

From (8.5) and (8.6), the device voltage stress of different Z-source converters in terms of duty cycle can be draw in Figure 8.16. Figure 8.16(a) shows the normalized switch voltage stress curve of Z-source dc-dc converter in Figure 8.6(b). The base voltage is input voltage V_g . So the switch voltage stress of the Z-source dc-dc converter shown in Figure 8.6(b) will not change polarity when the duty cycle changes from 0 to 1. Figure 8.16(b) shows the normalized switch voltage stress curve of Z-source dc-dc converter in Figure 8.6(a). The voltage across the switch will change the polarity when the duty cycle is 0.5. In order to operate the duty cycle from 0 to 1, a bi-polar voltage blocking device should be used.



(a)



(b)

Figure 8.16. (a) Normalized switch voltage stress of the converter in Figure 8.6(b).
 (b) Normalized switch voltage stress of the converter in Figure 8.6(a)

According to the capacitor charging balance of C1 and C2 in (8.1) one can derive

$$I_1 = \frac{V_g(2D-1)}{R(1-D)} \quad (8.7)$$

$$I_2 = \frac{V_g D(2D-1)}{R(D-1)^2} \quad (8.8)$$

Figure 8.17 shows the normalized inductor current stress of Z-source dc-dc converter in Figure 8.6(b) with the change of duty cycle. The base current is V_g/R .




Figure 8.17. Normalized inductor current of Z-source dc-dc converter in Figure 8.6(b).

The current flowing through S1 and S2 is

$$I_{S1} = I_{S2} = I_1 + I_2 \quad (8.9)$$

Plug (8.7) and (8.8) into (8.9), one can get,


$$I_{S1} = I_{S2} = \frac{V_g(2D-1)}{R(D-1)^2} \quad (8.10)$$

The current stress of switches of Z-source dc-dc converter in Figure 8.6(a) can be derived in a similar manner as follows,

$$I_{S1} = I_{S2} = \frac{V_g(1-D)}{R(2D-1)^2} \quad (8.11)$$

Figure 8.18(a) shows the normalized switch current stress of Z-source dc-dc converters in Figure 8.6(b) with the change of duty cycle. The base current is V_g/R . So, the device current


stress of Z-source dc-dc converter in Figure 8.6(b) will change direction when the duty cycle is equal 0.5. This means a bi-directional current flowing device has to be used to operate the duty cycle in the full range. Figure 8.18(b) shows the normalized switch current stress of Z-source dc-dc converter shown in Figure 8.6(a). The current through the switch will change the polarity when the duty cycle changes from 0 to 1.



(a)

Figure 8.18. (a) Normalized switch current stress of the converter in Figure 8.6(b).
 (b) Normalized switch current stress of the converter in Figure 8.6(a)

Figure 8.18 cont'd



(b)

From the switch voltage stress and current stress analysis as shown in Figure 8.16 and Figure 8.18, the correct device can be chosen to operate at full duty cycle range. For the Z-source dc-dc converter in Figure 8.6(b), a bi-directional current flow and uni-polar voltage blocking device, such as IGBT with anti-parallel diode or MOSFET can be used. The voltage stress of the device is always positive during the full duty cycle range, but the current stress of the device changes from negative to positive. For the Z-source dc-dc converter in Figure 8.6(a), a uni-directional current flow and bi-polar voltage blocking device, such as RB-IGBT or IGBT with a series diode should be used. The current flow through the device is always positive during the full duty cycle range, but the voltage across the device changes polarity. The device stress analysis of other Z-source dc-dc converters can be derived in the similar way.

8.5.2 Passive Components Design Considerations

The Z-source dc-dc converter in Figure 8.6(b) is still used as an example for the passive components design considerations. The voltage ripple of capacitor C1 can be derived as,

$$\Delta V_{C1} = \frac{V_g T_S (1-2D) D}{RC_1 (1-D)} \quad (8.12)$$

The voltage ripple of capacitor C2 can be derived as,

$$\Delta V_{C2} = \frac{V_g T_S (2D-1) D}{RC_2 (1-D)} \quad (8.13)$$

Ts is the switching frequency. The normalized capacitor voltage ripple can be shown in Figure 8.19(a).

The current ripple of inductor L1 and L2 can be derived as,

$$\Delta I_1 = \Delta I_2 = \frac{V_g D T_S}{L_1} \quad (8.14)$$

So the inductor current ripple is a linear relationship with the duty cycle which can be shown in Figure 8.19(b).

The capacitance and the inductance value can be designed using (8.12), (8.13), (8.14). When the duty cycle operation range is determined, the capacitance and the inductance value can be chosen considering the peak voltage and current ripple.





Figure 8.19. (a) Normalized capacitor voltage ripple of Z-source dc-dc converter in Figure 8.6(b).
 (b) Normalized inductor current ripple of Z-source dc-dc converter in Figure 8.6(b)

8.6 Proposed Converter Four-quadrant Operation for DC Motor Drive

Figure 8.20 shows typical situation of using four-quadrant dc-dc converter for dc motor drive. The first and third quadrant are the motoring quadrant, the energy is transferred from the input voltage source to the motor. The second and fourth quadrant are the regeneration quadrant, the energy is transferred from motor to the input voltage source. In the first and second quadrant, the equivalent output voltage of the motor is positive. In the third and fourth quadrant, the equivalent output voltage of the motor is negative. In order to drive the dc motor operating at quadrant I and II, a bi-directional dc-dc converter with positive output voltage is required. In order to drive the motor at quadrant III and IV, a bi-directional dc-dc converter with negative output voltage is required. Therefore, a dc-dc converter with bi-directional current and bi-polar output voltage is required for the dc motor four-quadrant operation.

The proposed Z-source dc-dc converters are able output bi-polar voltage and provide bi-directional current at the same time. By using two active switching devices (MOSFET) with its anti-parallel diode, these converters are able to achieve four-quadrant operation. If only the first and the fourth quadrant operation are needed, one active switch and a diode is enough as shown in Figure 8.21. Figure 8.21(a) shows the Z-source dc-dc converter in Figure 8.7(b) operated at the first quadrant. The real voltage and current direction marked in the figure. The dc motor is represented with an ideal voltage source E with internal resistance R . When $0 < D < 0.5$ and the output voltage V_o is positive and larger than the dc motor voltage E , the motor operate at the first quadrant. During this mode, the power is transferred from the input voltage source to the motor. Figure 8.21(b) shows the Z-source dc-dc converter operated at the fourth quadrant. In this

quadrant, the output voltage of the dc-dc converter and the motor are both negative. When $0.5 < D < 1$ and the output voltage V_o is smaller than the dc motor output voltage E , the motor operated at the fourth quadrant. During this mode, the energy is transferred from the motor to the input voltage source.






Figure 8.20 Four quadrant operation of DC motor



(a)




(b)

Figure 8.21 (a) Z-source dc-dc converter in the first quadrant operation mode. ($0 < D < 0.5$, $E < V_o$). (b) Z-source dc-dc converter in the fourth quadrant operation mode. ($0.5 < D < 1$, $|E| > |V_o|$)

A Z-source dc-dc converter prototype is built to verify the bi-polar output voltage features and its operation at the first and the fourth quadrant. Figure 8.21 shows the circuit topology used in experiment. Only an active switch and a diode are needed for the first and the fourth quadrant operation. The input voltage $V_g = 24V$, the power is 40W, and the switching frequency is 50KHz. E could be a dc motor that is able to operate at positive and negative voltage. Figure 8.22 shows the experimental waveforms of quadrant 1 operation while $D < 0.5$. One should notice that the duty cycle is defined using switch S1 which is already replaced by a diode in the experiment


circuit. V_{gs} is the gate drive signal of switch S2, V_{ds} is the drain source voltage of switch S2. I_{in} and I_o are the input and output current. V_{in} and V_o are the input and output voltage. The reference direction is marked in Figure 8.21(a). In the quadrant 1 operation, the input voltage and the output voltage are positive, the input current and the output current are also positive. Figure 8.23 shows the experimental waveforms of quadrant 4 while $D > 0.5$. V_{gs} and V_{ds} are still the gate drive signal and drain source voltage of switch S2. In the quadrant 4 operation, the input voltage is positive, the output voltage is negative, as shown in Figure 8.23(b). The input and output current are both positive since the reference input current direction in Figure 8.21(b) is reversed.




(a)

Figure 8.22. Experiment waveforms of the proposed converter shown in Figure 8.7(b) operated at quadrant 1 ($0 < D < 0.5$).

Figure 8.22 cont'd




(b)



(a)

Figure 8.23. Experiment waveforms of the proposed converter shown in Figure 8.7(b) operated at quadrant 4 ($1 > D > 0.5$).

Figure 8.23 cont'd



(b)

8.7 Quasi-Z-source DC-DC Converter as ZVEL

The proposed quasi-Z-source converter shown in Figure 8.3(b) can behave like an ideal current source. That means they can only draw current from the testing PV panel while keep the voltage across the testing panel be zero. So these circuits can be used as the ZVEL. Figure 8.24 shows the quasi-Z-source converter in Figure 8.3(b) as the ZVEL testing system as an example.




Figure 8.24 ZVEL testing system using quasi-Z-source dc-dc converter.

Figure 8.25 shows the quasi-Z-source dc-dc converter as the ZVEL prototype testing circuit. In order to test the output current capability when testing PV panel voltage is zero, we can use a short circuit to represent it. By considering the internal resistance of the inductor, we can derive the testing current through the PV panel (the inductor L1 current) using inductor voltage-second balance and the capacitor charging balance equations as follows:

$$I_{TEST} = \frac{V_g}{R_L} \cdot \frac{(2D-1)(1-D)}{2D^2 - 2D + 1} \quad (8.15)$$

where V_g is the input voltage and $V_g=5$ V in the prototype, R_L is the internal resistance of the inductor which is about 25 m Ω . D is the duty cycle defined by the conduction time of S_1 . $C_1=470$ μ F, $L_1=L_2=63$ μ H.




Figure 8.25 quasi-Z-source dc-dc converter as ZVEL experiment verification circuit.

Figure 8.26 shows the relationship between the I_{TEST} and duty cycle using (8.15) when $V_{PV} = 0$. When the duty cycle changes from 0.5 to 1, a positive current can be drawn from the testing panel, which can be considered as an ideal current source controlled by the duty cycle.




Figure 8.26 Testing current and duty cycle relationship when testing voltage is zero.

Figure 8.27 shows the experiment result of the quasi-Z-source ZVEL prototype experiment results. With the change of duty cycle, different current can be drawn from the testing panel with $V_{PV} = 0$, which shows the ideal current source feature.




Figure 8.27. Experiment waveforms of the quasi-Z-source dc-dc converter as ZVEL.

8.8 Conclusion

A family of Z-source and quasi-Z-source dc-dc converters with special features has been proposed in this chapter. A systematic topology derivation method is introduced. The proposed

topologies including other existing topologies with similar features are derived and summarized. By only using two active switching devices, the proposed converters can output positive voltage and negative voltage with the change of duty cycle. These converters can provide four-quadrant operation for dc motor drive with minimal number of switching devices and passive components. By providing proper modulation strategy, these converters can also be used as a doubly grounded grid-tied PV inverters or bridge-less PFC [226]. Some of the circuits can output zero voltage when the duty cycle is 0.5, which can be used as a ZVEL for PV arrays testing. Two prototypes have been built and tested to verify the first and forth quadrant operation for dc motor drive and ZVEL feature for PV array test. Experimental results are provided.

CHAPTER 9

Low Cost Semi-Z-source Inverter for Single-Phase Photovoltaic Systems

This chapter presents several non-isolated semi-Z-source inverters for single-phase photovoltaic system with low cost and doubly grounded features. These semi-Z-source inverters employ the Z-source/quasi-Z-source network and only two active switches to achieve the same output voltage as the traditional voltage-fed full-bridge inverter does. The two active switches of the semi-Z-source inverter are controlled complementarily. Different from the traditional single-phase Z-source/quasi-Z-source inverter, shoot-through zero state is not applicable to the semi-Z-source inverter. The input dc source and the output ac voltage of the semi-Z-source inverter share the same ground, thus leading to less leakage ground current advantages over other non-doubly grounded inverters, such as voltage-fed full-bridge inverter. This is a preferred feature for non-isolated grid-connected inverters, especially in photovoltaic application. A revised non-linear sinusoid pulse width modulation method for semi-Z-source inverter is also proposed. By using this method, desired duty cycle can be generated to output the sinusoidal voltage. Other dc-dc converters with similar voltage gain curve, which can also be used as a single-phase inverter are also discussed and summarized. A single-phase semi-Z-source inverter prototype is built; experimental results are provided to verify and demonstrate the special features of the proposed circuit.⁹

9.1 Introduction

⁹ This work has been presented in part in *Applied Power Electronics Conference and Exposition, 2011. APEC 2011. Twenty-Sixth Annual IEEE, 2011*. And it is accepted for publication on *IEEE Trans. Power Electron. 2011*

In recent years, due to the energy crisis, renewable energy distributed power generator (DG), such as wind turbine, photovoltaic (PV) cell, fuel cell, and thermoelectric generation (TEG) modules are becoming more and more popular in industrial and residential applications [227]. Many renewable energy DGs such as, PV cell, fuel cell and TEG module can only output dc voltage, so an inverter interface has to be utilized for grid connected applications [228, 229]. Many inverter topologies have been proposed and reviewed recently [230-238].

Based on the galvanic isolation, these inverters can be divided into two categories: isolated inverters and non-isolated inverters. Isolated inverters usually utilize a line frequency or high frequency transformer for electrical isolation. Due to the size, weight and cost considerations, high frequency transformers are inclined to be used for future applications [233]. For the inverter topologies with high frequency transformer, there are several popular approaches. The first approach is the single stage isolated buck-boost inverter or flyback inverter [239-248]. This approach usually utilizes less switching devices, and is able to eliminate electrolytic capacitors by using high voltage low capacitance film or ceramic capacitor for energy storage [233, 240-243]. The second approach is a two stage approach, with an isolated dc-dc converter in the first stage and a full bridge inverter in the second stage [249-257]. A high efficiency high voltage gain dc-dc converter with soft switching can be designed for the first stage [236, 256]. The second full bridge inverter stage can utilize high frequency switches with PWM strategy or line frequency switches just for voltage inversion purposes based on different topologies. The third approach is also a two stage approach with a high frequency dc-ac inverter, a high frequency transformer and an ac-ac converter [236, 258]. Transformer isolated topologies usually have higher voltage gain and safety advantages, but they require more switches with relatively high cost, high complexity and low system efficiency.

In some countries, the galvanic isolation is not a requirement in the low-voltage grid or power levels below 20 kW [259]. This leads to the development of low-cost transformer-less inverter topologies. The transformer-less inverter topologies can be classified into two categories: two stage inverter topologies and single stage inverter topologies [260-275]. The two stage transformer-less inverter topologies are similar in operation to the second approach of the aforementioned transformer isolated topologies. Different from that approach, a non-isolated dc-dc converter is used in the first stage instead. [260-262, 264, 268, 271-273]. In most cases, a full bridge inverter with line frequency switched devices is used in the second stage to reduce the cost and the switching loss. To further simplify the system complexity and to reduce the cost, single stage inverter topologies are investigated. The single stage inverter approach usually consists of two relatively independent dc-dc converters with possible shared passive components and each converter produces a half cycle sinusoid waveform 180° out of phase [236, 263, 265-267, 269, 270, 274]. However, for the transformer-less inverter topologies, if the input dc-source and the grid do not share the same ground, the input dc source, especially for PV cell, may have large leakage current, which will cause safety and EMI problems [232, 259, 276]. In order to solve this problem, either extra switches have to be added to the existing topology which will inevitably increase the cost and system complexity, or doubly grounded topologies have to be used [232, 259, 266, 276-281]. Therefore, for the considerations of safety, cost and system simplicity, the doubly grounded non-isolated inverter topologies are preferred topologies for the renewable DG in grid connected application.

To reduce the cost and to increase the system reliability, Z-source and quasi-Z-source inverter as a single stage transformer-less inverter topology is proposed [190-192]. By utilizing the unique LC network, a shoot-through zero state can be added to replace the traditional zero

state of the inverter and to achieve the output voltage boost function. Many different pulse width modulation strategies have been proposed to control the Z-source inverter or multilevel Z-source inverter based on different methods of placing the shoot-through zero state [205-207, 210-213, 282, 283]. Traditionally, Z-source and quasi-Z-source inverters are applied to the three-phase PV or wind power grid connected generation systems, or three-phase motor drive for HEV application [193, 196, 197, 215, 284-288]. Recently, many Z-source/modified Z-source single-phase inverters have been proposed for PV, motor drive or UPS applications [189, 203, 218, 289-295]. Most of these topologies do not have the aforementioned doubly grounded features except [295]. But [295] only provides the Z-source approach with one cycle control. The control differences of the proposed single phase Z-source inverter with other traditional single-phase Z-source inverter are not discussed. The corresponding quasi-Z-source inverter derived topology is not discussed either.

This chapter presents a family of single-stage non-isolated semi-Z-source inverters that can be used for the aforementioned renewable DG grid-connected application with low cost and doubly grounded features. The proposed circuit can achieve the same output voltage as the traditional voltage fed-full bridge inverter does, with only two active switches. Compared with the traditional single-phase Z-source inverters, the proposed semi-Z-source inverters share the same form of Z-source network. But the Z-source network used in semi-Z-source inverter is in ac side, which is smaller in size than the traditional Z-source network used in dc side. The modulation strategy of the proposed circuit is also different. The traditional Z-source inverters use sinusoidal reference with extra shoot-through reference to output sinusoid voltage and achieve the voltage boost function. However, in order to output sinusoid voltage, the semi-Z-source inverter has to utilize its non-linear voltage gain curve to generate a modified voltage

reference. These differences are the reasons why the author uses the term semi-Z-source inverter to represent the proposed topologies and to distinguish it from the traditional single-phase Z-source inverter. The circuit operation and the modulation strategy of the proposed topology are analyzed in detail and verified by the experimental results.

9.2 Proposed Semi-Z-source/-quasi Z-source Inverters and Topology Derivations

Figure 9.1 and Figure 9.2 show the Z-source and quasi-Z-source dc-dc converters with input and output sharing the same ground [224]. Figure 9.1 shows the Z-source and quasi-Z-source dc-dc converter topologies with discontinuous voltage gain curve, as shown in Figure 9.3(a). Figure 9.2 shows the two topologies with continuous voltage gain curve, as shown in Figure 9.3(b). The duty cycle of S1 is defined as D. And the voltage gain equation in terms of D is also shown in Figure 9.3. All of these four topologies can output positive and negative voltage when the duty cycle is changed from 0 to 1. But only the topologies shown in Figure 9.2 can output the positive and negative voltage with continuous voltage gain curve. This means, these two topologies can be used as an inverter by providing proper modulation strategy with the duty cycle D changed from 0 to 2/3. And the output voltage range of the inverter is the same as the full bridge inverter, which is $-V_{in} \sim +V_{in}$. Figure 9.4 shows the proposed single-phase semi-Z-source and semi-quasi-Z-source inverters based on the different impedance network. The semi-Z-source inverter, as shown in Figure 9.4(a) is already discussed in [295]. And this chapter will concentrate on semi-quasi-Z-source inverter and the PWM control strategy. For the proposed semi-Z-source and quasi-Z-source inverter, only two bidirectional current conducting and unidirectional voltage blocking switching devices, such as IGBT and MOSFET are needed for the operation. Because

the voltage gain of the full-bridge inverter is a straight line, the SPWM control strategy can be used to output the sinusoid voltage. The voltage gain of the proposed semi-Z-source inverter is not a straight line as the full-bridge inverter, a modified SPWM strategy has to be used in order to output the sinusoid voltage, which will be discussed in detail in the next two sections.




Figure 9.1. Z-source and quasi-Z-source dc-dc converters with discontinuous voltage gain, as shown in Figure 9.3(a).




Figure 9.2. Z-source and quasi-Z-source dc-dc converters with continuous voltage gain, as shown in Figure 9.3(b).




Figure 9.3. Voltage gain curve of Z-source and quasi-Z-source dc-dc converters as shown in Figure 9.1 and Figure 9.2.




Figure 9.4 Proposed single-phase semi-Z-source inverters, (a) semi-Z-source inverter, (b) semi-quasi-Z-source inverter.

9.3 Operating Principle of Semi-Z-source Inverters

Figure 9.5 shows the voltage gain curve of proposed semi-Z-source inverters. The y axis is the voltage gain of the inverter, and the x axis is the duty cycle of the switch S1. The switch S1 and S2 is conducted in a complementary manner. By operating the switch S1 with duty cycle

changing from 0 to 2/3, the proposed inverters are able to output the same voltage range ($+V_{in} \sim -V_{in}$) as the full bridge inverter, as shown in Figure 9.5 with red solid line. When the duty cycle of S1 changes from (0~0.5), the inverter can output the positive output voltage; and when the duty cycle of S1 changes from (0.5~2/3), the inverter can output the negative output voltage. When the duty cycle is equal to 0.5 the semi-Z-source inverters are able to output zero voltage. Figure 9.6 shows the two states equivalent circuit in one switching period using semi-quasi-Z-source inverter as an example for analysis. Figure 9.6(a) shows the state I when switch S1 is conducted. During this period, the capacitor C1 and the input voltage source charge the two inductors, and the inductor current is increased. Figure 9.6(b) shows the state II when switch S2 is conducted. During this period, the two inductors become the source and the inductor current is decreased. The inductor current reference and the capacitor voltage reference direction are marked in the figure for the following steady state equation derivation. More detailed dc operation modes of this circuit could refer to [224]. According to the inductor voltage second balance and the capacitor charge balance equations, we can have the following steady state equations.

$$\frac{V_o}{V_{in}} = \frac{1-2D}{1-D} \quad (1)$$

$$V_{C1} = \frac{D}{1-D} V_{in} \quad (2)$$

$$I_{L2} = -I_o \quad (3)$$

$$I_{L1} = -\frac{D}{1-D} I_o \quad (4)$$

The output voltage of the inverter can be represented by (5). And the modulation index can be defined as (6); plug (5) and (6) into (1) we can get (7); $D'=1-D$ is the duty cycle of S2 as derived in (8). Because the relationship between the full bridge inverter output and input voltage

is linear in terms of switch duty cycle, the sinusoid output voltage can be achieved by using a sinusoidal changed duty cycle. But the output voltage and the input voltage of the semi-Z-source inverter are not a linear relationship with the switch duty cycle any more. In order to achieve the sinusoid output voltage, the duty cycle cannot be changed in a sinusoid manner. A corresponding nonlinear revised duty cycle has to be used to generate the correct sinusoid output voltage. A new duty cycle reference, as shown in (7) or (8) has to be used. The comparison of the proposed modulation method for semi-Z-source inverters and the traditional single phase Z-source inverter modulation method will be discussed in detail in the next section.

$$V_o = V \sin \omega t \quad (5)$$

$$M = \frac{V}{V_{in}} \quad (6)$$

$$D = \frac{1 - M \sin \omega t}{2 - M \sin \omega t} \quad (7)$$

$$D' = \frac{1}{2 - M \sin \omega t} \quad (8)$$




Figure 9.5. Duty cycle operation region of proposed semi-Z-source inverters (solid red line).





Figure 9.6 Semi-quasi-Z-source operation modes in one switching period. (a) State I S_1 is on, (b) State II S_2 is on.


9.4 Modulation of Semi-Z-source Inverters

Figure 9.7 shows the traditional single-phase Z-source H-bridge inverter and its modulation method. Simple boost control is used as an example. The correct conduction time of each switch of two phase legs are generalized by two sinusoid voltage references compared with a triangle carrier voltage. The two sinusoid voltage reference v_A^* and v_B^* are 180 degrees phase shift from each other. Two straight lines v_P^* and v_N^* are used to generalize the shoot-through zero state. When the carrier is higher than the upper straight line, phase leg A goes to shoot through state; whereas phase leg B goes to shoot through state when the lower straight line is greater than the carrier [196]. By controlling the shoot through duty cycle, the traditional Z-source inverter can achieve the different voltage gain. Figure 9.8 shows the proposed modified SPWM method of semi-Z-source inverters. Instead of using the sinusoid voltage reference, a modified voltage reference as derived in (8) is used as the reference signal for the conduction of switch S_2 in order to output the sinusoid voltage.



(a)

$$v_A^* = M \sin \omega t, \quad (M \in [0,1])$$



(b)

Figure 9.7 Traditional single-phase Z-source H-bridge inverter and its modulation method




Figure 9.8. Proposed modified SPWM method for semi-Z-source inverters.

When the reference is greater than the carrier the switch S2 is turned on, otherwise S2 is turned off. And the gate signal of S1 is complementary with the switch S2. The modified voltage reference as derived in (7) can be also used directly to generate the gate signal of S1. But in real implantation, the gate signal generation of S2 needs less calculation of DSP, which is usually preferred. So Figure 9.8 uses the generation of gate signal S2 as an example. The modulation index of the modified SPWM method is also in the range of 0~1. And Figure 9.8 shows the situation when the modulation index $M=2/3$ as an example. Figure 9.9 shows the duty cycle operation region with different output voltage when the modulation index is equal to 1. The x axis of Figure 9.9 is the output voltage angle ωt . As shown in (5), with the change of ωt , the sinusoidal output voltage can be achieved. It can be shown from Figure 9.9, in order to output the sinusoid voltage, the duty cycle D is limited in the region (0~2/3). The other region of the duty cycle can also be utilized in other application by using at least two semi-Z-source inverters together, which will be discussed further in section VI.




Figure 9.9 The duty cycle operation region of semi-Z-source inverters when the modulation index is equal to 1.

9.5 Device Stress Analysis and Passive Component Design


The semi-quasi-Z-source inverter, as shown in Figure 9.4(b) is used as an example for the device stress analysis and passive component design. The switch voltage stress can be derived as (9). Assume the output current is (10) as an example, which is in phase with the output voltage. The switch current stress can be derived as (11). Figure 9.10 and Figure 9.11 show the normalized device voltage stress and current stress versus duty cycle D , versus modulation index M and output voltage angle ωt . According to (9), (11), Figure 9.10, and Figure 9.11, the peak voltage across the device happens when $D=2/3$, or $M=1$, $\omega t=3\pi/2$, which is $3V_{in}$. And the peak current through the device also happens when $D=2/3$, or $M=1$, $\omega t=3\pi/2$, which is $3I$. The voltage stress of the switching device of this inverter is high, but the switching device number is reduced, this inverter is especially suitable for low cost micro-inverter application with high voltage SiC switching devices [296, 297].

$$V_S = V_{in} + V_C = \frac{1}{1-D} V_{in} = (2 - M \sin \omega t) V_{in} \quad (9)$$

$$I_o = I \sin \omega t \quad (10)$$

$$I_S = I_{L1} + I_{L2} = \frac{-1}{1-D} I_o = -(2 \sin \omega t - M (\sin \omega t)^2) I \quad (11)$$

Normalized Device Voltage Stress




(a)


Figure 9.10 Normalized device voltage stress. (a) versus D; (b) versus M and ωt .

Figure 9.10 cont'd

Normalized Device Voltage Stress




(b)



(a)

Normalized Device Current Stress



(b)

Figure 9.11 Normalized device current stress. (a) versus D; (b) versus M and ωt .


Figure 9.12 shows the normalized capacitor C1 voltage stress in terms of duty cycle, modulation index and output voltage angle. The capacitor C1 peak voltage is $2V_{in}$ according to (2), which happens when the S1 duty cycle $D=2/3$. The inductor L2 current is derived in (3), and the inductor L1 current can be derived as (13) by plugging (7) into (4). Figure 9.13 shows the normalized inductor L1 current stress in terms of duty cycle, modulation index and output voltage angle. The inductor L1 peak current is $2I$, which is two times of the output current peak current. It also happens when the S1 duty cycle $D=2/3$. The capacitor C1 voltage ripple can be derived as (14). And the inductor current ripple can be derived as (15) assuming $L1=L2$. Figure 9.14(a) shows the capacitor C1 normalized voltage ripple versus modulation index M and output voltage angle ωt . Figure 9.14(b) shows the inductor L1 normalized current ripple versus modulation index M and output voltage angle ωt . So, the L1 inductance value and C1 capacitance value can be chosen according to the peak ripple requirement as shown in (14),(15), and Figure 9.14.

$$V_{C1} = \frac{D}{1-D} V_{in} = (1 - M \sin \omega t) V_{in} \quad (12)$$

$$I_{L1} = \frac{D}{D-1} I_o = -\left(\sin \omega t - M (\sin \omega t)^2 \right) I \quad (13)$$


$$\Delta V_{C1} = \frac{(1-D)T_s I_{L1}}{C1} = \frac{-\sin \omega t + M (\sin \omega t)^2}{2 - M \sin \omega t} \frac{T_s}{C1} I \quad (14)$$

$$\Delta I_{L1} = \Delta I_{L2} = \frac{V_{in} T_s D}{L1} = \frac{V_{in} T_s}{L1} \frac{1 - M \sin \omega t}{2 - M \sin \omega t} \quad (15)$$




(a)

Normalized Capacitor C1 Voltage Stress




(b)

Figure 9.12 Normalized capacitor C1 voltage stress. (a) versus D; (b) versus M and ωt .



(a)


Normalized Inductor L1 Current Stress



(b)

Figure 9.13 Normalized inductor L1 current stress. (a) versus D; (b) versus M and ωt .

Normalized Capacitor C1 Voltage Ripple




(a)

Figure 9.14 Normalized capacitor C1 voltage ripple and inductor L1 current ripple versus M and ωt .

Figure 9.14 cont'd

Normalized Inductor Current Ripple



(b)

9.6 Topology Expansion and Discussion

The proposed single-phase semi-Z-source inverter can be expanded to two-phase or three-phase inverter very easily, which are similar to boost or buck-boost inverters. The voltage gain of two-phase or three-phase semi-Z-source inverter can also be increased, because the operation range of the duty cycle can be increased from (0~0.667) to (0~1). Figure 9.15 shows the two-phase semi-quasi-Z-source inverter as an example, which can be also used in the split single-phase application. The corresponding modified reference signal with different voltage gain is shown in Figure 9.16. The output voltage of two-phase semi-quasi-Z-source inverter is twice bigger than the full-bridge inverter with the same input voltage, if the voltage reference is the

same with the single phase version. By changing the voltage reference due to Figure 9.16, the output voltage of two-phase semi-quasi-Z-source inverter can be increased more.




Figure 9.15. Two-phase semi-quasi-Z-source inverter.





Figure 9.16. The modified reference signal for two-phase semi-quasi-Z-source inverter with higher output voltage.

Actually, many other dc-dc converters with similar voltage gain curves of quasi-Z-source dc-dc converters, as shown in Figure 9.3(b) can also be used as a single-phase inverter with


modified SPWM strategy. The current-fed Z-source dc-dc converter mentioned in [189, 295] can be used as a single-phase inverter, which have already been mentioned in above papers. Figure 9.17 shows some other single-phase inverter topologies derived from the current-fed quasi-Z-source inverter topology [190, 191]. These topologies working as a dc-dc converter have already been mentioned in [223]. There are more topologies with the similar voltage gain curves with the proposed single-phase semi-Z-source inverters that can be used as an inverter with similar modified PWM method. Due to the page limit, those topologies are not listed here.




(a)

Figure 9.17 Other single-phase semi-quasi-Z-source inverter topologies derived from the current-fed quasi-Z-source inverter topology.

Figure 9.17 cont'd



(b)



(c)

9.7 Experiment Results


A 40 W semi-quasi-Z-source inverter prototype with 40 V input voltage and 28 V output voltage for operation validation purposes is built. The switching frequency of the prototype is 50 kHz. Because the maximum device stress is 120 V as shown in Figure 9.10, two MOSFETs from ST (STP75NF20) with 200 V voltage rating are selected to be the switching device. The inductor L_1 and L_2 is designed using (13), (15), Figure 9.13, and Figure 9.14. Because the peak value of

the load current is 2 A for the designed prototype, so the peak value of the inductor L1 current is 4 A according to Figure 9.13, the inductor current ripple of L1 is designed to be 1/3 of the peak current which is about 1.33 A. So the inductance of inductor L1 can be calculated using (15), which is 400 μ H. The inductor L2 can be designed using the same design procedure which is also 400 μ H. The capacitor C1 can be designed using (12), (14), Figure 9.12 and Figure 9.14. Because the peak voltage stress of capacitor C1 is 80 V according to (12), MLCC capacitor from TDK (C5750X7R2E105K) is selected. The voltage ripple of capacitor C1 is limited to 8.3% of the capacitor voltage, the capacitance can be calculated using (14), which is 4 μ F. The output capacitor C2 can be designed using the similar procedure which is also 4 μ F.


Figure 9.18~Figure 9.21 show the experimental results of a 40 W semi-quasi-Z-source inverter prototype. The input voltage is 40 V, the modulation index is 0.95 and the load resistance is about 19 Ohm. Figure 9.18(a) shows the switch S1 gate to source voltage V_{GS1} , the switch S1 drain to source voltage V_{DS1} , the output voltage V_o and the output current I_o . Figure 9.18(b) shows the zoomed in waveform of Figure 9.18(a). Figure 9.19 shows the capacitor C1 voltage waveform V_{C1} , the inductor L1 current waveform I_{L1} , and the output voltage and current. Figure 9.20(a) shows the two switches drain to source voltage V_{DS1} , V_{DS2} and the output current. Figure 9.20(b) shows the zoomed in waveforms of Figure 9.20(a). Figure 9.21 shows the input voltage V_{in} , capacitor C1 voltage, output current and output voltage waveforms. Figure 9.22 shows the load step change waveform when the load current is changed from half power to full power.

Compared to the traditional single-phase Z-source inverters, as shown in Figure 9.7(a), the proposed semi-Z-source inverter only utilize two switches instead of four switches and one diode. So the total cost of semi-Z-source inverter is reduced. The Z-source network of semi-Z-source

inverter is in ac side, while the traditional single-phase Z-source inverter has Z-source network in dc side. The total size of the Z-source network of semi-Z-source inverter is reduced significantly compared to the traditional single-phase Z-source inverter. Therefore, semi-Z-source inverter is more suitable in single-phase photovoltaic application than the traditional single-phase Z-source inverter.



(a)



(b)

Figure 9.18 Device gate-source voltage, drain-source voltage, output voltage and output current.






Figure 9.19 Capacitor C1 voltage, inductor L1 current ,output voltage and output current.



(a)

Figure 9.20 Two switching devices drain-source voltage and output current.

Figure 9.20 cont'd



(b)




Figure 9.21 Input voltage, capacitor C1 voltage, output voltage and output current.

A 200 W prototype with 160 V input voltage and 110 V output voltage for low voltage grid connection application is built. The design procedure is similar to the aforementioned 40 W prototype. The switching frequency is 20 kHz. The switching devices are STP42N65M5 from ST. The inductance of inductor L1, L2 is about 1.3 mH. The capacitance of capacitor C1 and C2 is 1 μ F. The measure efficiency curve of this prototype is provided, as shown in Figure 9.23. The efficiency of this prototype is not very high due to the limitation of the lab supply, more efficient design can be made by optimal designed inductor and switching devices.




Figure 9.22 Output voltage and current waveform with load step change from half power to full power




Figure 9.23 Measured efficiency curve.

9.8 Conclusion

In this chapter, several single-stage single-phase non-isolated semi-Z-source inverters are proposed. It is especially suitable for photovoltaic (PV) panel in low voltage grid-connected application as a low cost micro inverter with high voltage SiC switching devices. By employing the Z-source or quasi-Z-source network, the proposed inverters are able to utilize only two active switching devices to achieve the same output voltage as the traditional full bridge inverter does. Different from the traditional single phase Z-source inverter with an extra shoot-through zero state to achieve the boost function, the two switches of the semi-Z-source inverter are controlled complementarily. The input dc source and the output ac voltage share the same ground, which effectively eliminates the leakage current caused by the PV panel. A modified SPWM method is also proposed to solve the non-linear voltage gain problem of the semi-Z-source inverter. The topology expansions are summarized; many other inverter topologies can be derived based on the same idea. A single-phase semi-Z-source inverter prototype has been built and tested to verify the validity of the proposed circuit and to demonstrate the special features. A 200 W

prototype with 110 V output voltage for low voltage grid connection application has also been built, experimental results are provided.

CHAPTER 10

Low Cost Transformer Isolated Boost Half-bridge Micro-inverter for Single-phase Grid-connected Photovoltaic System

This chapter presents a low cost high efficiency transformer isolated micro-inverter for single-phase grid-connected photovoltaic (PV) system. The proposed micro-inverter is composed of two stages, an isolated dc-dc converter stage and an inverter stage with a dc link. A high frequency transformer isolated high voltage gain boost half-bridge dc-dc converter is used at the first stage to achieve maximum power point tracking (MPPT) and to step up the low PV panel voltage to the high voltage dc-link. A pulse width modulated (PWM) full-bridge inverter with LCL filter is used at the second stage to output the synchronized sinusoid current with unity power factor to the grid. By utilizing the transformer leakage inductance, two primary side switches can achieve zero voltage switching (ZVS). A 210 W prototype of the proposed micro-inverter has been built and tested. The efficiency of the proposed boost half-bridge dc-dc converter has been measured according to the PV curve, which is up to 98.2%. Experimental results are provided to demonstrate the validity and features of the proposed circuit.¹⁰

10.1 Introduction

Recently, because of the energy crisis, the renewable energy sources, such as wind turbine, photovoltaic (PV) panels, etc. become more and more popular in industrial and residential applications. With different radiance and temperature, the dc output voltage and the maximum

¹⁰ This work has been presented in part in *Applied Power Electronics Conference and Exposition, 2012. APEC 2012. Twenty-seventh Annual IEEE, 2012. And it is submitted to IEEE Trans. Power Electron.*

output power of the PV panel will change. So, an inverter interface with maximum power point tracking (MPPT) is required for the PV panel to connect to the grid. Different inverter topologies as well as different MPPT techniques will be reviewed as follows.

There are three popular technologies for the PV panels connected to the grid through an inverter: centralized three-phase inverter for matrix connected PV panels, single-phase string inverter for series connected PV panels and modular integrated micro-inverter for a single PV panel [228, 229, 231-237, 298-304]. Due to its low cost and high reliability, modular integrated micro-inverter is preferred for the future application [234, 236]. Based on the galvanic isolation, the PV inverter topologies can be divided into transformer-less topologies and transformer isolated topologies. Since the output voltage of a single PV panel is as low as 20~50 V, a high voltage gain inverter is required for the PV panel to connect to the single-phase grid. Although the transformer-less inverter topologies have low cost and high efficiency features, they usually do not have enough voltage gain to boost the input voltage. Therefore, the transformer isolated inverter topologies with high voltage gain are preferred for a single PV panel grid-connected application.

For the transformer isolated inverter topologies, there are two popular approaches. The first approach utilizes the single stage flyback inverter or isolated buck-boost inverter, which is able to replace the electrolytic capacitor with high voltage low capacitance film capacitor for the energy storage [240-248, 305]. This approach usually uses less switches with low cost, the high frequency transformer is the major design challenge for these topologies to achieve high efficiency. The second approach is a two stage approach with a transformer isolated dc-dc converter as the first stage and a full-bridge inverter as the second stage [249-257, 306]. A high efficiency dc-dc converter with soft switching is usually designed for the first stage [236, 256,

307-311] . A full bridge inverter with PWM or line frequency switches is usually used for the second stage. The dc-dc converter in the first stage is the major design challenge to achieve low cost and high efficiency. A low cost and high efficiency ZVS bidirectional dc-dc converter with boost type half-bridge input side has been proposed for the fuel cell and battery applications [312-315]. Compared to the traditional half-bridge dc-dc converter, this converter have continuous input current and reduced transformer turns ratio features which is especially suitable for the high power step-up applications [316-323].

Due to the non-linear behavior of PV panel, MPPT techniques with proper voltage or current control strategy is required for the PV panel full utilization. Numerous MPPT strategies have been studied in the literature [324-335], such as, perturb and observe (P&O) method, incremental conductance method, ripple correlation method, and reduced current sensor method. Different methods show different tradeoffs of the MPPT steady-state efficiency, transient tracking speed, and control complexity [336]. For the above mentioned two stage PV inverter, the dc-dc converter in the first stage is usually used for the MPPT control.

This chapter presents a boost half-bridge micro-inverter for single-phase photovoltaic system applications with low cost and high efficiency features. The proposed inverter consists two stages, the transformer isolated boost half-bridge dc-dc stage and the full-bridge PWM inverter stage. The two active switches voltage doubler in the secondary side of the traditional bidirectional boost half-bridge dc-dc converter [312] are replaced with two diodes, since only single directional power flow is needed in the proposed micro-inverter system. Only two active switches are utilized in the boost half-bridge dc-dc converter, and no dc current flow into the transformer like the flyback converter. In this case, the transformer size and cost can be reduced correspondingly. The total system cost is reduced, and the efficiency can be improved. The two

switches are controlled complementarily, and the duty cycle is determined by the input voltage generated by MPPT and the desired low dc link voltage. When the transformer leakage inductance is large enough, ZVS of these two active switches can be achieved. A PWM full-bridge inverter is used at the second stage to output the synchronized sinusoid grid current. In the following sections, the circuit description and basic operation principles will be first discussed. Then, the soft-switching operation principle of the boost half-bridge dc-dc converter will be discussed. The system control strategies and design guideline will be provided after that. Simulation and experimental results will be provided to demonstrate the validity and features of the proposed circuit. The efficiency curve of the boost half-bridge dc-dc converter is measured according to the input PV panel power versus voltage curve with peak efficiency up to 98.2%.

10.2 Proposed Circuit Description and Operating Principle

Figure 10.1 shows the proposed boost half-bridge micro-inverter main circuit structure. The proposed circuit is composed of two stages with a high voltage dc-link. A boost half-bridge isolated dc-dc converter is used in the first stage to cover the input voltage range and achieve the MPPT function of PV panel. A full-bridge PWM inverter with a LCL filter is used in the second stage to control the current to the grid. For the first stage, it can be considered as a boost converter with the output capacitor splitted into two capacitors C_1 and C_2 . C_{in} and L_{in} represent the input capacitor and inductor of the traditional boost converter respectively. The switch S_1 and S_2 are two MOSFETs and are controlled in a complementary manner, and the duty cycle is determined by the low dc-link voltage V_{LV} and the input voltage V_{in} . By controlling the input voltage, the MPPT of the PV panel can be achieved. The low dc-link voltage V_{LV} has to be set higher than the maximum output voltage of PV panel to ensure the

boost operation of the circuit. The transformer T primary side is connected between the center tapes of the switches S_1 and S_2 , the capacitor C_1 and C_2 . The voltage-second of this transformer is always zero during one switching period, no dc-current will flowing into this transformer. A voltage doubler composed of two diodes D_1 and D_2 and two capacitors C_3 and C_4 is connected on the secondary side of the transformer. The high voltage dc-link voltage V_{HV} is the sum of the voltage of C_3 and C_4 . The transformer turns ratio (1:n) is the voltage ratio of the low dc-link voltage and the high dc-link voltage, which is $V_{LV} : V_{HV}$. The secondary stage full bridge inverter is composed of four MOSFETs (S_{AP} , S_{AN} , S_{BP} , S_{BN}) with SPWM control strategy. Grid current I_g is controlled as a sinusoid waveform with unity power factor through third order LCL filter ($L_1 \sim L_4$, and C_o). The inductors L_1 and L_2 are coupled together; the inductors L_3 and L_4 are also wound in one core with differential mode coupling method as shown in Figure 10.1

Since the output voltage of a single PV panel with 72~80 cells is about 31 ~ 62 V, which is much lower than the single phase grid voltage, a high voltage gain step-up dc-dc converter is required. Due to the high voltage gain and residential application safety requirement, the isolated dc-dc converter using a high-frequency transformer is one of the solutions. For the isolated dc-dc converters, several topologies candidates including flyback, forward, half-bridge and full-bridge can be considered. Although flyback converter has only one active switch with relatively low cost, the flyback transformer and preferred discontinuous operation may increase the converter power loss. The forward converter only utilizes a half wave rectifier with reduced the output voltage, is more suitable for step-down application.




Figure 10.1 Proposed boost half-bridge micro-inverter main circuit structure.

The full-bridge converter utilizes four active switches, which is more suitable for high power (> 1 kW) application. In the low power (around 200 W) micro-inverter application, the full-bridge dc-dc converter solution may increase the total system cost. Traditional half-bridge dc-dc converter can be considered as a buck converter in the primary side, and the transformer primary side voltage is only one half of the input voltage, which makes it more suitable for the voltage step-down application. At the same time, the severe voltage overshoot across the secondary side diode also limits the application of full-bridge and half-bridge with high output voltage. Generally speaking, the dc-dc converter topologies with a voltage fed primary side are more suitable for the voltage step-down application with high input voltage and low output voltage such as communication power supply. The dual structure of the above voltage-fed dc-dc converter is the current fed dc-dc converter with inductors or boost type input structure are more suitable for the voltage step-up applications [255, 337]. However, the dual circuit of the traditional voltage-fed half-bridge dc-dc converter or double-L dc-dc converter suffer severe voltage overshoot problem across the primary side switches. Complicated clamping circuits are required to limit the primary switch voltage overshoot, which increase the total cost and reduce the system reliability [255]. The proposed boost half-bridge dc-dc converter has capacitors across the both primary side active switches and the secondary diodes, which can eliminate the voltage spike across the switches by proper circuit layout. Different from the traditional voltage-fed symmetrical half-bridge dc-dc converter with duty cycle control, the two switches of the proposed boost half-bridge converter is controlled complementarily. The transformer is fully utilized at both switching periods to transfer the energy. If the leakage inductance of the transformer is designed small enough; the leakage inductance current is almost square waveform with minimum rms value. In this way, the copper loss of the transformer and the switching

device conduction loss can be minimized. In the meanwhile, if the leakage inductance of the transformer is designed relatively large, the energy stored in the leakage inductance can also be used to achieve the zero voltage switching of the primary side devices. The proper design and selection of the transformer leakage inductance should be a trade off with different application.

Figure 10.2 shows the primary referrer equivalent circuit of the boost half-bridge dc-dc converter. The transformer is replaced by its equivalent circuit with two leakage inductance L_1 and L_2 a magnetizing inductance L_m . The leakage inductance is used to transfer the energy from the primary side to the secondary side. Different from the bidirectional boost half-bridge dc-dc converter using the phase shift of the primary side switch and the secondary switch, the secondary diode of the proposed topology will conduct automatically when the transformer primary side voltage V_{trP} is higher than the secondary side voltage V_{trS} . The energy can only transferred from the primary side to the secondary side, so the referred voltage of the secondary side V_3 and V_4 , will always smaller than V_1 and V_2 . C_{S1} and C_{S2} are the parasitic capacitance of MOSFETs S_1 and S_2 .

Figure 10.3 shows the idealized voltage and current waveforms of the transformer, when the transformer leakage inductance is relatively large (>1 uH) and the capacitance of capacitor $C_1 \sim C_4$ is large enough. If the transformer leakage inductance is extremely small (≈ 10 nH), or the capacitance of the capacitor $C_1 \sim C_4$ is too small, the transformer current will become quasi-square waveform or resonant waveform, which is out of the scope of this chapter. Assume one switching period is 2π , the conduction time of switch S_1 and S_2 is $2\pi D$ and $2\pi(1-D)$ respectively. The sum of the leakage inductance L_1 and L_2 is L_S .




Figure 10.2. Primary referred equivalent circuit of the dc-dc converter




Figure 10.3. Idealized voltage and current waveform of transformer.

During one switching period, there are four operation modes. The switching frequency is ω .

In mode I, ($0 < \theta < \alpha$) the transformer current can be calculated as,

$$I_{Ls}(\theta) = \frac{V_1 + V_4}{\omega L_s} \theta + I_{Ls}(0) \quad (1)$$

In mode II ($\alpha < \theta < 2\pi D$), the transformer current is,

$$I_{Ls}(\theta) = \frac{V_1 - V_3}{\omega L_s} + I_{Ls}(\alpha) \quad (2)$$

In mode III ($2\pi D < \theta < 2\pi D + \beta$), the transformer current is,

$$I_{Ls}(\theta) = \frac{-V_2 - V_3}{\omega L_s} \theta + I_{Ls}(2\pi D) \quad (3)$$

In mode IV ($2\pi D + \beta < \theta < 2\pi$), the transformer current is,

$$I_{Ls}(\theta) = \frac{-V_2 + V_4}{\omega L_s} (\theta - 2\pi D - \beta) + I_{Ls}(2\pi D + \beta) \quad (4)$$

According to the boundary conditions of transformer current,

$$\begin{aligned} I_{Ls}(\alpha) &= I_{Ls}(2\pi D + \beta) = 0, \\ I_{Ls}(0) &= I_{Ls0}, I_{Ls}(2\pi D) = I_{Ls2\pi D} \end{aligned} \quad (5)$$

And according to the transformer primary side and secondary side voltage-secondary balance, one can derive,

$$V_1 D = V_2 (1 - D) \quad (6)$$

$$V_3 (2\pi D + \beta - \alpha) = V_4 (2\pi - 2\pi D + \alpha - \beta) \quad (7)$$

Since for this topology, the transformer current is also pure ac during one switching period, one can get,

$$I_{Ls2\pi D} (2\pi D + \beta - \alpha) = -I_{Ls0} (2\pi - 2\pi D + \alpha - \beta) \quad (8)$$

From the representation of the transformer current $I_{Ls}(\theta)$, and the transformer primary side voltage $V_{trP}(\theta)$, which can be derived very easily from the figure, and assume the input power is equal to the output power, the output power can be derived as,

$$P_O = \frac{1}{2\pi} \int_0^{2\pi} I_{Ls}(\theta) V_{tr}(\theta) d\theta \quad (9)$$


which is equal to

$$P_O = \frac{V_{LV}^2 \cdot D \cdot \alpha (1-D)^2 (\alpha - 2\pi D) (\pi D - \alpha)}{L_s \cdot \omega (2\pi D^2 - 2\alpha D + \alpha) (\alpha - 2\pi D - 2\alpha D + 2\pi D^2)} \quad (10)$$


According to (10), the output power is a function of duty cycle, voltage phase shift angle, leakage inductance value, and the switching frequency, assuming the low dc-link voltage is constant. Since the transformer primary side can be considered as a boost converter, with the change of the input voltage, the low dc-link voltage can be controlled with a constant value. Figure 10.4 (a)~(d) shows the output power P_O versus voltage phase shift angle α with different leakage inductance, duty cycle and switching frequency using our 210 W design as an example. The input voltage range of the PV panel to achieve MPPT is 31 V ~ 51 V, and the low voltage dc-link is set to be 65 V. With the change of input voltage, the duty cycle will change from 0.477 to 0.785. Figure 10.4(a) shows the case when the duty cycle is 0.477 or input voltage is 31 V and the switching frequency is 20 kHz with the different leakage inductance. It can be derived from the figure that with the increase of leakage inductance, the power transfer capability is reduced. So in order to ensure the output voltage is larger than the desired value, a maximum leakage inductance value should be determined. Figure 10.4(b) shows the case when the input voltage is 51 V or the duty cycle is 0.785 with 20 kHz switching frequency. The maximum leakage inductance limitation can also be derived from the figure with fixed power transfer capability. At the same time, the maximum leakage inductance value has to be reduced at this duty cycle.

Figure 10.4(c) shows the case when the leakage inductance is $6\ \mu\text{H}$ and switching frequency is $20\ \text{kHz}$ with different duty cycles. It can be proved that when the duty cycle is 0.5 , the power transfer capability is highest with determined leakage inductance and switching frequency. The proof will not be provided here due to the page limitation. And when the duty cycle is other values, the maximum power transfer capability is reduce accordingly. So leakage inductance has to be designed smaller than the worst case duty cycle value with the minimum power transfer capability. In our design duty cycle 0.785 with $51\ \text{V}$ input voltage is the worst case.

Figure 10.4(d) shows the case when the leakage inductance is $6\ \mu\text{H}$, the duty cycle is 0.5 with different switching frequencies. With the increase of switching frequency, the power transfer capability is also reduced. Therefore, the proper switching frequency has to be selected according to the power level and the leakage inductance value. In our design, the switching frequency is selected to be $20\ \text{kHz}$, to ensure the non-audible noise and maximum power transfer capability.




(a)




(b)

Figure 10.4 Output power P_o versus phase shift angle α with different the leakage inductance L_S , duty cycle D , and switching frequency f_s .

Figure 10.4 cont'd



(c)



(d)

10.3 Soft-switching Operation Principles of the DC-DC Converter Module

When the leakage inductance is large enough to store the energy to discharge the energy of the device parasitic capacitor, the ZVS of the first stage boost half-bridge dc-dc converter can be achieved with the proper selection of deadtime. In this section, the ZVS operation of the first stage boost half-bridge dc-dc converter will be analyzed and discussed. In order to simplify the circuit analysis, the primary referred equivalent circuit is drawn in Figure 10.2 is used for analysis, where the transformer is replaced with a leakage inductance and a magnetizing inductance. Figure 10.5 shows the commutation steps in one switching cycle. Figure 10.6 shows the idealized waveforms and switching time in one switching cycle.

- ($t_1 \sim t_2$): The circuit is in steady state, the switch S_1 is conducted, the diode D_3 is conducted, the energy is transferred from the primary side to the secondary side, as shown in Figure 10.5(a).
- ($t_2 \sim t_3$): At t_2 , the switch S_1 is turned off, the leakage inductance begin to resonant with the switch parasitic output capacitor C_{S1} and C_{S2} , since these two capacitors can be selected big enough to make the charge of the capacitor C_{S1} long enough than the switch S_1 turn off time, the zero voltage turn off of the switch S_1 can be achieved. The leakage inductor continues to discharge the capacitor C_{S2} until the voltage across this capacitor drop to zero, as shown in Figure 10.5(b).
- ($t_3 \sim t_4$): At t_3 , the capacitor C_{S2} voltage drop to zero, and the parasitic diode D_2 of switch S_2 is conducted naturally as shown in Figure 10.5(c).
- ($t_4 \sim t_5$): At t_4 switch S_2 can be turned on at zero voltage, since the body diode has already

conducted. The secondary diode current begin to change from D_3 to D_4 , as shown in Figure 10.5(d).

- ($t_5 \sim t_6$): At t_5 diode D_3 is turned off completely, and diode D_4 begin to conduct, the circuit enter into another steady state as shown in Figure 10.5(e). During this period, the energy is transferred from the primary side to the secondary.
- ($t_6 \sim t_7$): At t_6 the switch S_2 is turned off, the output capacitor C_{S1} of the switch S_1 begin to discharge while the output capacitor C_{S2} of the switch S_2 begin to charged by the input current and the transformer current I_{LS} . The switch S_2 is turned off at zero voltage as shown in Figure 10.5(f).
- ($t_7 \sim t_8$): At t_7 the capacitor C_{S1} voltage is discharged to zero, the parasitic diode D_1 of the switch S_1 is turned on naturally.
- ($t_8 \sim t_9$) At t_8 the top switch S_1 can be turned on with zero voltage switching since the diode D_1 has already conducted. From t_9 the next switching cycle begins, which is the same as the time t_1 .

If the parasitic capacitance of the MOSFETs S_1 and S_2 is not big enough, a relatively large capacitor has to be added in parallel with the switch to ensure the zero voltage turn off. The zero voltage turn on of the bottom switch S_2 is determined by the current in the leakage inductance, when the load is light or the leakage inductance is not big enough, zero voltage turn on cannot be achieved. Since the energy stored in the leakage inductance should be larger than the energy stored in the capacitor C_{S2} . And the capacitor C_{S1} is discharged by the input current and the transformer leakage inductance current at the same time. So the zero voltage turn on of the top

switch S_1 can be achieved easier than the bottom switch S_2 . With light load or small leakage inductance, the ZVS of these two switches cannot be achieved.






Figure 10.5 Commutation step diagrams during a switching cycle.


Figure 10.5 cont'd



(d)




(e)




(f)

Figure 10.5 cont'd



(g)



(h)




Figure 10.6. Waveforms and switching timing one switching cycle.

10.4 Control Strategy

Figure 10.8 shows the system control block diagram. Four voltage sensors and two current sensors are used. The input voltage V_{PV} , primary side low dc-link voltage V_{LV} , secondary side high dc-link voltage V_{HV} , and the grid voltage v_{grid} are sensed. The input current I_{PV} and the inverter output current i_{inv} are sensed. The MPPT is realized by the dc-dc converter by controlling the input dc voltage. The perturb and observe (P&O) MPPT algorithm is used to track the irradiation of PV panel. The low dc link voltage is controlled by the inverter output current. The inverter grid voltage is sensed to calculate the inverter current reference and the feed-forward for the inverter current controller. A repetitive current controller is used to generate the synchronized low THD sinusoid inverter current.

10.5 Prototype and Experimental Results

A 210 W micro-inverter prototype is built and tested. The system specification is provided in Table 10.1. The transformer leakage inductance is about 2 μ H. The PV panel used for the prototype test is HIT210 from Sanyo.

Table 10.1 System specification

PV output voltage	31 V~ 51 V
Peak PV power	230 W
Norminal power	210 W
Input Inductance L_{in}	200 uH
Low DC link voltage	65 V
DC-DC switching frequency	21.6 kHz
Transformer Turns Ratio	1 : 6
High DC link voltage	370 V
Filter inductance $L_1 \sim L_4$	4.25 mH
Fillter capacitance C_o	330 nF
Output voltage	179 V ~ 232 V
Output current	1 A
Inverter switching frequency	10.8 kHz

Figure 10.7 shows output inductor L_1 and L_2 current ripple distribution with the change of duty cycle and modulation index, this can be used for the inductor core loss estimation for the inductor design and optimization.




Figure 10.7 Output inductor current ripple with the change of output voltage angle with different modulation index.




Figure 10.8. System control block diagram.


Figure 10.9 ~ Figure 10.11 shows the experimental results and the measured dc-dc converter at maximum power point with about 40 V input voltage. These tests results show the most frequent operation point to verify the proposed circuit basic function and operation. Figure 10.9(a) shows the complementary control signals of switch S_1 and S_2 . Figure 10.9(b) shows the switch S_2 gate-source voltage V_{gs2} , drain-source voltage V_{ds2} and the transformer current I_{LS} . Figure 10.9(c) shows the zoomed in waveform of Figure 10.9(b), the zero voltage turn on is achieved. Figure 10.10(a) shows the transformer primary and secondary side voltage and the transformer current. Figure 10.10(b) shows the high voltage side voltage doubler diode voltage with transformer current. Figure 10.10(c) shows the low dc-link and high dc-link voltage and the transformer current, the ratio is the same as the transformer turns ratio, which is about six. Figure 10.11 shows the input voltage, input current, output voltage and output current of the proposed micro-inverter.

Figure 10.12 shows the input and output waveforms of the micro-inverter system with MPPT under different solar irradiance, when the solar irradiance is suddenly increased from partial shading to the full irradiance. According to the datasheet of the PV panel HIT210 from Sanyo, the peak irradiance during the experiment is about $880 \text{ W} / \text{m}^2$ at about 50°C .

Figure 10.13(a) shows the measured efficiency of the boost half-bridge dc-dc converter according to the PV panel output power. The PV panel is controlled by the dc-dc converter from the constant current region to the constant voltage region, the output voltage is from 30 V to 50 V. By measuring the efficiency of the PV panel from 30 V to 50 V, the close loop control of the boost dc-dc converter is verified which is robust enough to operate the PV panel from constant current region to the constant voltage region. Figure 10.13(b) shows the measured PV panel output power versus output voltage which is consistent to the PV panel datasheet. Figure 10.14

shows the measured efficiency of the boost half-bridge dc-dc converter and the total micro-inverter system including dc-dc converter, dc-ac inverter, LCL filter. The measurement points are according to the California Energy Commission (CEC) weighted efficiency measurement method published on its GoSolar website. Three different PV panel output voltages, which includes the constant current, maximum power point and constant voltage region, are used for the operation validation and efficiency measurement. Figure 10.14(a) shows the efficiency measurement curves of boost half-bridge dc-dc converter. Figure 10.14(b) shows the efficiency measurement curves of the total inverter system.


Figure 10.15 shows the prototype of the proposed micro-inverter. The total inverter size is about 20cm×80 cm×5cm, the picture of the prototype is taken by spreading the controller board and the main power board on the same surface.




(a)

Figure 10.9 (a) complimentary gate drive voltage of the primary two switches. (b) S2 gate-source and drain-source voltage with transformer current. (c) Zoomed in switch S2 ZVS turn on.


Figure 10.9 cont'd




(b)



(c)




(a)



(b)

Figure 10.10 (a) Transformer input voltage, output voltage and current waveforms. (b) secondary side diode voltage and transformer current waveforms. (c) Low dc-link voltage, high dc-link voltage and transformer current.

Figure 10.10 cont'd



(c)




Figure 10.11 Input voltage, current, and the output voltage, current waveforms.




Figure 10.12 Input and output waveforms with MPPT of the PV micro-inverter system under solar irradiance change (from partial shading to $880 \text{ W} / \text{m}^2$ at $50 \text{ }^\circ\text{C}$).






Figure 10.13 (a) Measured efficiency of the dc-dc converter according to the PV curve (b) PV panel output power versus voltage

Figure 10.13 cont'd




(b)



(a)

Figure 10.14 Measured efficiency at three different PV panel voltage (constant current region@30 V, maximum power point@40 V, constant voltage region@50 V) (a) Boost half-bridge dc-dc converter efficiency (b) Total micro-inverter system efficiency.

Figure 10.14 cont'd



(b)




Figure 10.15 Prototype picture of the proposed micro-inverter.

10.6 Conclusion

This chapter presents a transformer isolated boost half-bridge micro-inverter for the single-phase photovoltaic grid connected system. A low cost and high efficiency boost half-bridge dc-dc converter is proposed and analyzed. By using this topology with capacitors across all the active switches and diode, the voltage overshoot problem can be eliminated. The transformer is utilized fully to transfer energy with pure ac current, which can be designed with high efficiency. By utilizing the transformer leakage inductance, the ZVS of the primary switches can be achieved. Due to practical application requirement, this circuit can also be designed to operate at hard switching with high efficiency. The total system control strategy with MPPT and inverter current control is briefly discussed. A 210 W prototype using the proposed circuit is built, experimental results are provided to demonstrate the validity and features of the proposed circuit. The efficiency curve of the dc-dc converter according to the real PV panel output is also measured; up to 98.2% efficiency has been shown.

CHAPTER 11

Conclusion and Future works

11.1 Contributions

This work has the following contributions:

- Electrical characteristics of TEG modules in steady state and high frequency are proposed and modeled. The problems related to dc-dc converter design of TEG modules in automotive application are addressed. The problems of traditional step-up dc-dc converters and switched-capacitor dc-dc converters are summarized.
- A quasi-resonant soft switching strategy of utilizing the distributed stray inductance in the circuit for the switched-capacitor dc-dc converter is proposed. By using the proposed soft switching strategy, the high voltage and current spike of traditional switched-capacitor dc-dc converter are reduced. The huge di/dt and dv/dt in the switching transition and EMI noise are restricted. The huge capacitor bank to reduce the voltage ripple and achieve high efficiency is eliminated.
- A ZCS multi-level modular switched-capacitor dc-dc converter as the high input current, high voltage gain interface circuit for TEG in automotive application is proposed. This new converter includes the advantages of both zero current switching and multi-level modular switched-capacitor dc-dc converter. Also this new converter does not employ extra devices to achieve ZCS which increase the circuit reliability.
- A family of ZCS switched-capacitor dc-dc converter for the automotive application is proposed and analyzed. By using the proposed ZCS switched-capacitor dc-dc converter, very high power density dc-dc converter operating at high temperature could be made.

- A family of multiphase ZCS switched-capacitor dc-dc converter with interleaving capability is proposed in order to reduce the input capacitor current stress by reducing the input current ripple using interleaving strategy. By interleaving the improved ZCS switched-capacitor dc-dc converter, a family of ZCS switched-capacitor with continuous input current is achieved. Much higher power density with higher input current rating switched-capacitor dc-dc converters could be made.
- The Optimal design method for MMSCC has been proposed and proved. The MMSCC can be designed in both over-damped case and under-damped case to achieve high efficiency. However, to design the MMSCC in over-damped case to achieve high efficiency, a huge capacitor bank has to be utilized, which will increase the converter size. Design the MMSCC in under-damped case, low capacitance MLCC capacitor can be used, ZCS for all the switches can be achieved. Small size and high efficiency features can be achieved at the same time.
- In order to reduce the capacitor voltage stress of MMSCC, a DW-MMSCC have been proposed by reducing the capacitor voltage stress by half without losing any features of MMSCC. ZCS can also be achieved for all the devices. By using DW-MMSCC, higher power density and efficiency switched-capacitor dc-dc converter can be built.
- The zero voltage switching of DW-MMSCC has been proposed by using phase-shift switching strategy. The voltage regulation of DW-MMSCC can also been achieved by using the proposed control method.
- A family of Z-source dc-dc converters have been proposed and analyzed. By utilizing two active switching devices, Z-source dc-dc converter can output positive voltage and negative

voltage at the same time. It can be used for low cost dc motor drive and zero voltage electronic load.

- A semi-Z-source dc-ac single phase inverter is proposed. By using proper modulation strategy in Z-source dc-dc converter, the semi-Z-source dc-ac inverter can be achieved. The input dc voltage and output ac voltage share the same ground, the high frequency ground current caused by parasitic capacitance of PV panel can be eliminated.
- A low cost boost-half-bridge micro-inverter has been proposed for transformer isolated approach PV panel in grid-connected application. High efficiency and low cost target have been achieved.

11.2 Recommendations for Future Works

- The optimal design considerations of DW-MMCCC can be investigated.
- The switched-capacitor dc-dc converter using stray inductance for output voltage regulation can be investigated.
- The model and control of semi-Z-source inverter can be derived for grid connected applications.
- The integrated version of switched-capacitor dc-dc converter working at higher switching frequency around (200 kHz~500 kHz) with ZCS by utilizing the stray inductance could also be investigated.

BIBLIOGRAPHY

BIBLIOGRAPHY

- [1] S. B. Riffat and X. Ma, "Thermoelectrics: a review of present and potential applications," *Applied Thermal Engineering*, vol. 23, pp. 913-935, 2003.
- [2] D. M. Rowe, "Thermoelectrics, an environmentally-friendly source of electrical power," *Renewable Energy*, vol. 16, pp. 1251-1256, 1999.
- [3] D. T. Morelli, "Potential applications of advanced thermoelectrics in the automobile industry," in *Thermoelectrics, 1996., Fifteenth International Conference on*, 1996, pp. 383-386.
- [4] K. Ikoma, M. Munekiyo, K. Furuya, M. A. K. M. Kobayashi, T. A. I. T. Izumi, and K. A. S. K. Shinohara, "Thermoelectric module and generator for gasoline engine vehicles," in *Thermoelectrics, 1998. Proceedings ICT 98. XVII International Conference on*, 1998, pp. 464-467.
- [5] A. D. Downey, T. P. Hogan, and B. Cook, "Characterization of thermoelectric elements and devices by impedance spectroscopy," *Review of Scientific Instruments*, vol. 78, p. 093904, 2007.
- [6] F. Ren, E. D. Case, E. J. Timm, and H. J. Schock, "Young's modulus as a function of composition for an n-type lead-antimony-silver-telluride (LAST) thermoelectric material," *Philosophical Magazine*, vol. 87, pp. 4907 - 4934, 2007.
- [7] A. L. Pilchak, F. Ren, E. D. Case, E. J. Timm, H. J. Schock, C.-I. Wu, and T. P. Hogan, "Characterization of dry milled powders of LAST (lead-antimony-silver-telluride) thermoelectric material," *Philosophical Magazine*, vol. 87, pp. 4567 - 4591, 2007.
- [8] A. D. Downey, "Advancing Thermoelectric Research with New Measurement Systems and Thermoelectric Modeling for AC Electrical Measurements," *Ph.D degree dissertation, Michigan State University*, 2006.
- [9] S. Lineykin and S. Ben-Yaakov, "Modeling and Analysis of Thermoelectric Modules," *IEEE Trans. Ind. Applicat.*, vol. 43, pp. 505-512, 2007.
- [10] "Tellurex Z-Max® Power Generation Modules datasheet," *Tellurex Crop website*, <http://www.tellurex.com/>.
- [11] J. A. Chavez, J. A. Ortega, J. Salazar, A. A. T. A. Turo, and M. J. A. G. M. J. Garcia, "SPICE model of thermoelectric elements including thermal effects," in *Instrumentation and Measurement Technology Conference, 2000. IMTC 2000. Proceedings of the 17th IEEE*, 2000, pp. 1019-1023 vol.2.

- [12] I. Doms, P. Merken, and C. Van Hoof, "Comparison of DC-DC-converter architectures of power management circuits for thermoelectric generators," in *Power Electronics and Applications, 2007 European Conference on*, 2007, pp. 1-5.
- [13] J. W. Kimball, T. L. Flowers, and P. L. Chapman, "Low-input-voltage, low-power boost converter design issues," *Power Electronics Letters, IEEE*, vol. 2, pp. 96-99, 2004.
- [14] H. Nagayoshi, T. Kajikawa, and T. Sugiyama, "Comparison of maximum power point control methods for thermoelectric power generator," in *Thermoelectrics, 2002. Proceedings ICT '02. Twenty-First International Conference on*, 2002, pp. 450-453.
- [15] M. Rahman and R. Shuttleworth, "Thermoelectric power generation for battery charging," in *Energy Management and Power Delivery, 1995. Proceedings of EMPD '95., 1995 International Conference on*, 1995, pp. 186-191 vol.1.
- [16] N. Mohan, T. M. Underland, and W. P. Robbins, *Power Electronics Converter, Applications, And Design*: John Wiley & Sons, Inc, 2003.
- [17] M. H. Rashid, *Power electronics Handbook*. Englewood Cliffs,NJ: Prentice Hall, 1993.
- [18] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics* Second ed.: Kluwer Academic, 2001.
- [19] J.-L. Lin and C.-H. Chang, "Small-signal modeling and control of ZVT-PWM boost converters," *IEEE Trans. Power Electron.*, vol. 18, pp. 2-10, 2003.
- [20] J. Li, Y. Shi, Z. Niu, and D. Zhou, "Active Clamp ZVT Boost Converter," in *Industrial Electronics and Applications, 2006 1ST IEEE Conference on*, 2006, pp. 1-3.
- [21] R. Gurunathan and A. K. S. Bhat, "ZVT boost converter using a ZCS auxiliary circuit," *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 37, pp. 889-897, 2001.
- [22] M. L. Martins, H. A. Grundling, H. Pinheiro, J. R. Pinheiro, and H. L. Hey, "A ZVT PWM boost converter using an auxiliary resonant source," in *Applied Power Electronics Conference and Exposition, 2002. APEC 2002. Seventeenth Annual IEEE*, 2002, pp. 1101-1107 vol.2.
- [23] C.-J. Tseng and C.-L. Chen, "Novel ZVT-PWM converters with active snubbers," *IEEE Trans. Power Electron.*, vol. 13, pp. 861-869, 1998.
- [24] C. Chin and M. A. Knights, "Interleaving technique in distributed power conversion systems," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 42, pp. 245-251, 1995.
- [25] L. Balogh and R. Redl, "Power-factor correction with interleaved boost converters in continuous-inductor-current mode," in *Applied Power Electronics Conference and Exposition, 1993. APEC '93. Conference Proceedings 1993., Eighth Annual*, 1993, pp. 168-174.

- [26] B. A. Miwa, D. M. Otten, and M. E. Schlecht, "High efficiency power factor correction using interleaving techniques," in *Applied Power Electronics Conference and Exposition, 1992. APEC '92. Conference Proceedings 1992., Seventh Annual, 1992*, pp. 557-568.
- [27] C. H. Chan and M. H. Pong, "Interleaved boost power factor corrector operating in discontinuous-inductor-current mode," in *Power Conversion Conference - Nagaoka 1997., Proceedings of the, 1997*, pp. 405-410 vol.1.
- [28] H. A. C. Braga and I. Barbi, "A 3-kW unity-power-factor rectifier based on a two-cell boost converter using a new parallel-connection technique," *IEEE Trans. Power Electron.*, vol. 14, pp. 209-217, 1999.
- [29] H. Xudong, W. Xiaoyan, T. Nergaard, L. Jih-Sheng, X. Xingyi, and Z. Lizhi, "Parasitic ringing and design issues of digitally controlled high power interleaved boost converters," *IEEE Trans. Power Electron.*, vol. 19, pp. 1341-1352, 2004.
- [30] B. Heinz van der and T. Ibrahim, "1 KW Dual Interleaved Boost Converter for Low Voltage Applications," in *Power Electronics and Motion Control Conference, 2006. IPEMC '06. CES/IEEE 5th International, 2006*, pp. 1-5.
- [31] W. Li, "Realization of High Step-Up and High Efficiency Interleaved Boost Converters with Winding-Cross-Coupled Inductors," Doctor of Philosophy, Electrical Engineering, Zhejiang University, Hangzhou, 2008.
- [32] M. S. Elmore, "Input current ripple cancellation in synchronized, parallel connected critically continuous boost converters," in *Applied Power Electronics Conference and Exposition, 1996. APEC '96. Conference Proceedings 1996., Eleventh Annual, 1996*, pp. 152-158 vol.1.
- [33] H. B. Shin, J. G. Park, S. K. Chung, H. W. A. L. H. W. Lee, and T. A. A. L. T. A. Lipo, "Generalised steady-state analysis of multiphase interleaved boost converter with coupled inductors," *Electric Power Applications, IEE Proceedings -*, vol. 152, pp. 584-594, 2005.
- [34] P. Xu, "Multiphase Voltage Regulator Modules with Magnetic Integration to Power Microprocessors," Doctor of Philosophy, Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, 2002.
- [35] L. Po-Wa, L. Yim-Shu, D. K. W. Cheng, and L. Xiu-Cheng, "Steady-state analysis of an interleaved boost converter with coupled inductors," *IEEE Trans. Ind. Electron.*, vol. 47, pp. 787-795, 2000.
- [36] C. M. de Oliveira Stein, J. R. Pinheiro, and H. L. Hey, "A ZCT auxiliary commutation circuit for interleaved boost converters operating in critical conduction mode," *IEEE Trans. Power Electron.*, vol. 17, pp. 954-962, 2002.
- [37] T. Ishii and Y. Mizutani, "Power factor correction using interleaving technique for critical mode switching converters," in *Power Electronics Specialists Conference, 1998. PESC 98 Record. 29th Annual IEEE, 1998*, pp. 905-910 vol.1.

- [38] R. Giral, L. Martinez-Salamero, and S. Singer, "Interleaved converters operation based on CMC," *IEEE Trans. Power Electron.*, vol. 14, pp. 643-652, 1999.
- [39] C. H. Chan and M. H. Pong, "Input current analysis of interleaved boost converters operating in discontinuous-inductor-current mode," in *Power Electronics Specialists Conference, 1997. PESC '97 Record., 28th Annual IEEE*, 1997, pp. 392-398 vol.1.
- [40] W. Jun, T. Jin, and K. Smedley, "A new interleaved isolated boost converter for high power applications," in *Applied Power Electronics Conference and Exposition, 2006. APEC '06. Twenty-First Annual IEEE*, 2006, p. 6 pp.
- [41] G. Yao, Y. Shen, W. Li, and X. He, "A new soft switching snubber for the interleaved boost converters," in *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, 2004, pp. 3765-3769 Vol.5.
- [42] G. Yao, A. Chen, and X. He, "Soft Switching Circuit for Interleaved Boost Converters," *Power Electronics, IEEE Transactions on*, vol. 22, pp. 80-86, 2007.
- [43] G. Yao, A. Chen, and X. He, "Corrections to Soft Switching Circuit for Interleaved Boost Converters," *IEEE Trans. Power Electron.*, vol. 22, pp. 712-712, 2007.
- [44] B.-R. Lin, H.-H. Lu, and Y.-L. Hou, "Single-phase power factor correction circuit with three-level boost converter," in *Industrial Electronics, 1999. ISIE '99. Proceedings of the IEEE International Symposium on*, 1999, pp. 445-450 vol.2.
- [45] G. Yao, L. Hu, Y. Liu, A. Chen, and X. He, "Interleaved three-level boost converter with zero diode reverse-recovery loss," in *Applied Power Electronics Conference and Exposition, 2004. APEC '04. Nineteenth Annual IEEE*, 2004, pp. 1090-1095 vol.2.
- [46] G. Yao, H. He, Y. Deng, and X. He, "A ZVT PWM Three Level Boost Converter for Power Factor Preregulator," in *Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE*, 2006, pp. 1-5.
- [47] G. Yao, M. Ma, Y. Deng, W. Li, and X. He, "An Improved ZVT PWM Three Level Boost Converter for Power Factor Preregulator," in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE*, 2007, pp. 768-772.
- [48] J. C. Rosas-Caro, J. M. Ramirez, and P. M. Garcia-Vite, "Novel DC-DC Multilevel Boost Converter," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, 2008, pp. 2146-2151.
- [49] X. Qu and X. Ruan, "A Scheme for Improving Input Current Zero-Crossing Distortion of Single-Phase Power-Factor-Correction Converters," in *Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE*, 2006, pp. 1-6.
- [50] P. M. Barbosa, F. Canales, J. M. Burdío, and F. C. Lee, "A three-level isolated power factor correction circuit with zero voltage switching," in *Power Electronics Specialists Conference, 2000. PESC 00. 2000 IEEE 31st Annual*, 2000, pp. 347-352 vol.1.

- [51] M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase three-level boost power factor correction converter," in *Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual, 1995*, pp. 434-439 vol.1.
- [52] H. Wu and X. He, "Single phase three-level power factor correction circuit with passive lossless snubber," *IEEE Trans. Power Electron.*, vol. 17, pp. 946-953, 2002.
- [53] L. Huber and M. M. Jovanovic, "A design approach for server power supplies for networking applications," in *Applied Power Electronics Conference and Exposition, 2000. APEC 2000. Fifteenth Annual IEEE, 2000*, pp. 1163-1169 vol.2.
- [54] X. Feng, J. Liu, and F. C. Lee, "Impedance specifications for stable DC distributed power systems," *IEEE Trans. Power Electron.*, vol. 17, pp. 157-162, 2002.
- [55] C. M. Wildrick, F. C. Lee, B. H. Cho, and B. Choi, "A method of defining the load impedance specification for a stable distributed power system," *IEEE Trans. Power Electron.*, vol. 10, pp. 280-285, 1995.
- [56] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, pp. 65-73, 2003.
- [57] Q. Zhao and F. C. Lee, "High performance coupled-inductor DC-DC converters," in *Applied Power Electronics Conference and Exposition, 2003. APEC '03. Eighteenth Annual IEEE, 2003*, pp. 109-113 vol.1.
- [58] Q. Zhao, F. Tao, and F. C. Lee, "A front-end DC/DC converter for network server applications," in *Power Electronics Specialists Conference, 2001. PESC. 2001 IEEE 32nd Annual, 2001*, pp. 1535-1539 vol. 3.
- [59] Q. Zhao, F. Tao, Y. Hu, and F. C. Lee, "Active-clamp DC/DC converters using magnetic switches," in *Applied Power Electronics Conference and Exposition, 2001. APEC 2001. Sixteenth Annual IEEE, 2001*, pp. 946-952 vol.2.
- [60] T. J. Liang and K. C. Tseng, "Analysis of integrated boost-flyback step-up converter," *Electric Power Applications, IEE Proceedings -*, vol. 152, pp. 217-225, 2005.
- [61] K. C. Tseng and T. J. Liang, "Novel high-efficiency step-up converter," *Electric Power Applications, IEE Proceedings -*, vol. 151, pp. 182-190, 2004.
- [62] D. M. Van de Sype, K. De Gussemé, B. Renders, A. R. A. V. d. B. A. R. Van den Bossche, and J. A. A. M. J. A. Melkebeek, "A single switch boost converter with a high conversion ratio," in *Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE, 2005*, pp. 1581-1587 Vol. 3.
- [63] J.-S. Lai, "Power conditioning circuit topologies," *Industrial Electronics Magazine, IEEE*, vol. 3, pp. 24-34, 2009.

- [64] R.-J. Wai and R.-Y. Duan, "High step-up converter with coupled-inductor," *IEEE Trans. Power Electron.*, vol. 20, pp. 1025-1035, 2005.
- [65] R. J. Wai and R. Y. Duan, "High-efficiency DC/DC converter with high voltage gain," *Electric Power Applications, IEE Proceedings -*, vol. 152, pp. 793-802, 2005.
- [66] R.-J. Wai, C.-Y. Lin, R.-Y. Duan, and Y.-R. Chang, "High-Efficiency DC-DC Converter With High Voltage Gain and Reduced Switch Stress," *IEEE Trans. Ind. Electron.*, vol. 54, pp. 354-364, 2007.
- [67] J.-W. Baek, M.-H. Ryoo, T.-J. Kim, D.-W. Yoo, and J.-S. Kim, "High boost converter using voltage multiplier," in *Industrial Electronics Society, 2005. IECON 2005. 31st Annual Conference of IEEE*, 2005, p. 6 pp.
- [68] W. Li and H. Xiangning, "An Interleaved Winding-Coupled Boost Converter With Passive Lossless Clamp Circuits," *IEEE Trans. Power Electron.*, vol. 22, pp. 1499-1507, 2007.
- [69] W. Li, Y. Deng, R. Xie, j. Shi, and X. He, "Interleaved ZVT Boost Converters with Winding-Coupled Inductors and Built-In LC Low Pass Output Filter Suitable for Distributed Fuel Cell Generation System," in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE*, 2007, pp. 697-701.
- [70] W. Li and X. He, "ZVT interleaved boost converters for high-efficiency, high step-up DC-DC conversion," *Electric Power Applications, IET*, vol. 1, pp. 284-290, 2007.
- [71] W. Li, J. Wu, D. Wang, Y. Deng, and X. He, "A Family of Interleaved DC/DC Converters Deduced from a Basic Cell with Winding-Coupled Inductors for High Step-Up/Step-Down Conversions," in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE*, 2007, pp. 2335-2340.
- [72] W. Li and X. He, "A Family of Interleaved DC-DC Converters Deduced From a Basic Cell With Winding-Cross-Coupled Inductors (WCCIs) for High Step-Up or Step-Down Conversions," *IEEE Trans. Power Electron.*, vol. 23, pp. 1791-1801, 2008.
- [73] M. On-Cheong, W. Yue-Chung, and A. Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," *IEEE Trans. Ind. Electron.*, vol. 42, pp. 90-97, 1995.
- [74] F. Ueno, T. Inoue, I. Oota, and I. A. H. I. Harada, "Power supply for electroluminescence aiming integrated circuit," in *Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on*, 1992, pp. 1903-1906 vol.4.
- [75] M. S. Makowski and D. Maksimovic, "Performance limits of switched-capacitor DC-DC converters," 1995, pp. 1215-1221 vol.2.
- [76] J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," *Solid-State Circuits, IEEE Journal of*, vol. 11, pp. 374-378, 1976.

- [77] J. A. Starzyk, Y. W. Jan, and F. Qiu, "A DC-DC charge pump design based on voltage doublers," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 48, pp. 350-359, 2001.
- [78] F. H. Khan and L. M. Tolbert, "A Multilevel Modular Capacitor Clamped DC-DC Converter," in *Industry Applications Conference, 2006. 41st IAS Annual Meeting. Conference Record of the 2006 IEEE*, 2006, pp. 966-973.
- [79] F. H. Khan and L. M. Tolbert, "A Multilevel Modular Capacitor-Clamped DC-DC Converter," *IEEE Trans. Ind. Applicat.*, vol. 43, pp. 1628-1638, 2007.
- [80] F. H. Khan and L. M. Tolbert, "A 5 kW Bi-directional Multilevel Modular DC-DC Converter (MMCCC) Featuring Built in Power Management for Fuel Cell and Hybrid Electric Automobiles," in *Vehicle Power and Propulsion Conference, 2007. VPPC 2007. IEEE*, 2007, pp. 208-214.
- [81] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Applicat.*, vol. 37, pp. 611-618, 2001.
- [82] F. Z. Peng, F. Zhang, and Z. Qian, "A magnetic-less DC-DC converter for dual-voltage automotive systems," *IEEE Trans. Ind. Applicat.*, vol. 39, pp. 511-518, 2003.
- [83] M. Shen, F. Z. Peng, and L. M. Tolbert, "Multilevel DC-DC Power Conversion System With Multiple DC Sources," *Power Electronics, IEEE Transactions on*, vol. 23, pp. 420-426, 2008.
- [84] K. W. E. Cheng, "Zero-current-switching switched-capacitor converters," *Electric Power Applications, IEE Proceedings -*, vol. 148, pp. 403-409, 2001.
- [85] Y. P. B. Yeung, K. W. E. Cheng, D. Sutanto, and S. L. Ho, "Zero-current switching switched-capacitor quasiresonant step-down converter," *Electric Power Applications, IEE Proceedings -*, vol. 149, pp. 111-121, 2002.
- [86] Y. P. B. Yeung, K. W. Cheng, S. L. Ho, and D. Sutanto, "Generalised analysis of switched-capacitor step-down quasi-resonant converter," *Electronics Letters*, vol. 38, pp. 263-264, 2002.
- [87] Y. P. B. Yeung, K. W. E. Cheng, S. L. Ho, K. K. Law, and D. Sutanto, "Unified analysis of switched-capacitor resonant converters," *IEEE Trans. Ind. Electron.*, vol. 51, pp. 864-873, 2004.
- [88] K. K. Law, K. W. E. Cheng, and Y. P. B. Yeung, "Design and analysis of switched-capacitor-based step-up resonant converters," *Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on]*, vol. 52, pp. 943-948, 2005.
- [89] C. K. Tse, S. C. Wong, and M. H. L. Chow, "On lossless switched-capacitor power converters," *IEEE Trans. Power Electron.*, vol. 10, pp. 286-291, 1995.

- [90] K. D. T. Ngo and R. Webster, "Steady-state analysis and design of a switched-capacitor DC-DC converter," *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 30, pp. 92-101, 1994.
- [91] H. S. H. Chung, "Design and analysis of a switched-capacitor-based step-up DC/DC converter with continuous input current," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on]*, vol. 46, pp. 722-730, 1999.
- [92] A. Ioinovici, C. K. Tse, and H. S. H. Chung, "Comments on "Design and analysis of switched-capacitor-based step-up resonant Converters"," *Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on]*, vol. 53, p. 1403, 2006.
- [93] A. Ioinovici, S. H. C. Henry, S. M. Marek, and K. T. Chi, "Comments on Unified Analysis of Switched-Capacitor Resonant Converters," *IEEE Trans. Ind. Electron.*, vol. 54, pp. 684-685, 2007.
- [94] F. Z. Peng, F. Zhang, and Z. Qian, "A novel compact DC-DC converter for 42 V systems," in *Power Electronics Specialist Conference, 2003. PESC '03. 2003 IEEE 34th Annual*, 2003, pp. 33-38 vol.1.
- [95] Z. Pan, F. Zhang, and F. Z. Peng, "Power losses and efficiency analysis of multilevel dc-dc converters," in *Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE*, 2005, pp. 1393-1398 Vol. 3.
- [96] F. Zhang, L. Du, F. Z. Peng, and Z. Qian, "A New Design Method for High-Power High-Efficiency Switched-Capacitor DC-DC Converters," *IEEE Trans. Power Electron.*, vol. 23, pp. 832-840, 2008.
- [97] W. Qian, F. Z. Peng, M. Shen, and L. M. Tolbert, "3X DC-DC Multiplier/Divider for HEV Systems," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009.
- [98] F. H. Khan and L. M. Tolbert, "5 kW Multilevel DC-DC Converter for Hybrid Electric and Fuel Cell Automotive Applications," in *Industry Applications Conference, 2007. 42nd IAS Annual Meeting. Conference Record of the 2007 IEEE*, 2007, pp. 628-635.
- [99] F. H. Khan and L. M. Tolbert, "Multiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability," in *Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE*, 2007, pp. 361-367.
- [100] F. H. Khan and L. M. Tolbert, "Universal multilevel dc-dc converter with variable conversion ratio, high compactness factor and limited isolation feature," in *Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE*, 2008, pp. 17-23.

- [101] T. Umeno, K. Takahashi, I. Oota, F. Ueno, and T. Inoue, "New switched-capacitor DC-DC converter with low input current ripple and its hybridization," 1990, pp. 1091-1094 vol.2.
- [102] F. Zhang, L. Du, F. Z. Peng, and Z. Qian, "A new design method for high efficiency DC-DC converters with flying capacitor technology," in *Applied Power Electronics Conference and Exposition, 2006. APEC '06. Twenty-First Annual IEEE*, 2006, p. 5 pp.
- [103] K. W. E. Cheng, "New generation of switched capacitor converters," in *Power Electronics Specialists Conference, 1998. PESC 98 Record. 29th Annual IEEE*, 1998, pp. 1529-1535 vol.2.
- [104] A. Ioinovici, "Switched-capacitor power electronics circuits," *Circuits and Systems Magazine, IEEE*, vol. 1, pp. 37-42, 2001.
- [105] D. Cao and F. Z. Peng, "Zero-Current-Switching Multilevel Modular Switched-Capacitor DC-DC Converter," presented at the IEEE Energy Conversion Congress and Exposition, 2009. ECCE 2009., San Jose, 2009.
- [106] E. S. Pedersen, "Nuclear-Thermoelectric Space Power System," *Aerospace and Navigational Electronics, IEEE Transactions on*, vol. Technical_Paper, pp. 3.3.4-1-3.3.4-6, 1963.
- [107] G. Stivers, "Radioisotope Thermoelectric Space Power Supplies," *Aerospace, IEEE Transactions on*, vol. 2, pp. 652-660, 1964.
- [108] F. Ritz and C. E. Peterson, "Multi-mission radioisotope thermoelectric generator (MMRTG) program overview," in *Aerospace Conference, 2004. Proceedings. 2004 IEEE*, 2004, p. 2957 Vol.5.
- [109] Y. Da-Jeng, Y. Ke-Jyun, H. Cheng-Ting, Y. Ben-Mou, and L. Jinn-Shing, "Efficient reuse of waste energy," *Nanotechnology Magazine, IEEE*, vol. 3, pp. 28-33, 2009.
- [110] L. Chen, D. Cao, Y. Huang, and F. Z. Peng, "Modeling and power conditioning for thermoelectric generation," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, 2008, pp. 1098-1103.
- [111] F. Ueno, T. Inoue, and I. Oota, "Realization of a switched-capacitor AC-DC converter using a new phase controller," 1991, pp. 1057-1060 vol.2.
- [112] K. D. T. Ngo and R. Webster, "Steady-state analysis and design of a switched-capacitor DC-DC converter," in *Power Electronics Specialists Conference, 1992. PESC '92 Record., 23rd Annual IEEE*, 1992, pp. 378-385 vol.1.
- [113] S. V. Cheong, H. Chung, and A. Ioinovici, "Inductorless DC-to-DC converter with high power density," *IEEE Trans. Ind. Electron.*, vol. 41, pp. 208-215, 1994.

- [114] B. P. McGrath and D. G. Holmes, "Analytical Determination of the Capacitor Voltage Balancing Dynamics for Three-Phase Flying Capacitor Converters," *Industry Applications, IEEE Transactions on*, vol. 45, pp. 1425-1433, 2009.
- [115] J. Rodriguez, L. Jih-Sheng, and P. Fang Zheng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, pp. 724-738, 2002.
- [116] J. Rodriguez, S. Bernet, W. Bin, J. O. Pontt, and S. Kouro, "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives," *IEEE Trans. Ind. Electron.*, vol. 54, pp. 2930-2945, 2007.
- [117] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," *Industrial Electronics Magazine, IEEE*, vol. 2, pp. 28-39, 2008.
- [118] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel Converters: An Enabling Technology for High-Power Applications," *Proceedings of the IEEE*, vol. 97, pp. 1786-1817, 2009.
- [119] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. Perez, "A Survey on Cascaded Multilevel Inverters," *IEEE Trans. Ind. Electron.*, 2009.
- [120] N. Hatti, Y. Kondo, and H. Akagi, "Five-Level Diode-Clamped PWM Converters Connected Back-to-Back for Motor Drives," *Industry Applications, IEEE Transactions on*, vol. 44, pp. 1268-1276, 2008.
- [121] L. Maharjan, S. Inoue, and H. Akagi, "A Transformerless Energy Storage System Based on a Cascade Multilevel PWM Converter With Star Configuration," *IEEE Trans. Ind. Applicat.*, vol. 44, pp. 1621-1630, 2008.
- [122] K. Sano and H. Fujita, "Voltage-Balancing Circuit Based on a Resonant Switched-Capacitor Converter for Multilevel Inverters," *Industry Applications, IEEE Transactions on*, vol. 44, pp. 1768-1776, 2008.
- [123] K. Sano and H. Fujita, "Performance of a High-Efficiency Switched-Capacitor-Based Resonant Converter with Phase-Shift Control," *Power Electronics, IEEE Transactions on*, vol. PP, pp. 1-1, 2010.
- [124] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "DC-AC Cascaded H-Bridge Multilevel Boost Inverter With No Inductors for Electric/Hybrid Electric Vehicle Applications," *IEEE Trans. Ind. Applicat.*, vol. 45, pp. 963-970, 2009.
- [125] F. Gao, P. C. Loh, F. Blaabjerg, and D. M. Vilathgamuwa, "Performance Evaluation of Three-Level Z-Source Inverters Under Semiconductor-Failure Conditions," *Industry Applications, IEEE Transactions on*, vol. 45, pp. 971-981, 2009.

- [126] Z. Pan and F. Z. Peng, "A Sinusoidal PWM Method With Voltage Balancing Capability for Diode-Clamped Five-Level Converters," *Industry Applications, IEEE Transactions on*, vol. 45, pp. 1028-1034, 2009.
- [127] J. Wang and D. Ahmadi, "A Precise and Practical Harmonic Elimination Method for Multilevel Inverters," *Industry Applications, IEEE Transactions on*, vol. 46, pp. 857-865, 2010.
- [128] F. Wang, R. Lai, X. Yuan, F. Luo, R. Burgos, and D. Boroyevich, "Failure-Mode Analysis and Protection of Three-Level Neutral-Point-Clamped PWM Voltage Source Converters," *Industry Applications, IEEE Transactions on*, vol. 46, pp. 866-874, 2010.
- [129] F. H. Khan, L. M. Tolbert, and F. Z. Peng, "Deriving New Topologies of DC-DC Converters Featuring Basic Switching Cells," in *Computers in Power Electronics, 2006. COMPEL '06. IEEE Workshops on*, 2006, pp. 328-332.
- [130] F. H. Khan, L. M. Tolbert, and W. E. Webb, "Hybrid Electric Vehicle Power Management Solutions Based on Isolated and Nonisolated Configurations of Multilevel Modular Capacitor-Clamped Converter," *IEEE Trans. Ind. Electron.*, vol. 56, pp. 3079-3095, 2009.
- [131] F. H. Khan and L. M. Tolbert, "Multiple-Load Source Integration in a Multilevel Modular Capacitor-Clamped DC-DC Converter Featuring Fault Tolerant Capability," *IEEE Trans. Power Electron.*, vol. 24, pp. 14-24, 2009.
- [132] F. H. Khan and L. M. Tolbert, "Bi-directional power management and fault tolerant feature in a 5-kW multilevel dc-dc converter with modular architecture," *Power Electronics, IET*, vol. 2, pp. 595-604, 2009.
- [133] D. Cao and F. Z. Peng, "A Family of Zero-Current-Switching Switched-Capacitor DC-DC Converters," in *Applied Power Electronics Conference and Exposition, 2010. APEC 2010. Twenty-Fifth Annual IEEE*, Palm Spring, 2010, pp. 1365-1372.
- [134] D. Cao and F. Z. Peng, "Zero-Current-Switching Multilevel Modular Switched-Capacitor DC-DC Converter," *Industry Applications, IEEE Transactions on*, vol. 46, pp. 2536-2544, 2010.
- [135] D. Cao and F. Z. Peng, "Zero-current-switching multilevel modular switched-capacitor dc-dc converter," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, 2009, pp. 3516-3522.
- [136] M. Xu, J. Sun, and F. C. Lee, "Voltage divider and its application in the two-stage power architecture," in *Applied Power Electronics Conference and Exposition, 2006. APEC '06. Twenty-First Annual IEEE*, 2006, p. 7 pp.
- [137] R. W. Johnson, J. L. Evans, P. Jacobsen, J. R. Thompson, and M. Christopher, "The changing automotive environment: high-temperature electronics," *Electronics Packaging Manufacturing, IEEE Transactions on*, vol. 27, pp. 164-176, 2004.

- [138] M. Shen, F. Z. Peng, and L. M. Tolbert, "Multilevel DC-DC Power Conversion System With Multiple DC Sources," *IEEE Trans. Power Electron.*, vol. 23, pp. 420-426, 2008.
- [139] T. Funaki, J. C. Balda, J. Junghans, A. S. Kashyap, H. A. Mantooth, F. Barlow, T. Kimoto, and T. Hikiyara, "Power Conversion With SiC Devices at Extremely High Ambient Temperatures," *Power Electronics, IEEE Transactions on*, vol. 22, pp. 1321-1329, 2007.
- [140] X. Xu, A. S. Gurav, P. M. Lessner, and C. A. Randall, "Robust BME Class-I MLCCs for Harsh Environment Applications," *Industrial Electronics, IEEE Transactions on*, vol. PP, pp. 1-1, 2010.
- [141] M.-J. Pan and C. A. Randall, "A brief introduction to ceramic capacitors," *Electrical Insulation Magazine, IEEE*, vol. 26, pp. 44-50, 2010.
- [142] M. On-Cheong and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on]*, vol. 45, pp. 336-347, 1998.
- [143] W. S. Harris and K. D. T. Ngo, "Power switched-capacitor DC-DC converter: analysis and design," *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 33, pp. 386-395, 1997.
- [144] M. S. Makowski, "Realizability conditions and bounds on synthesis of switched-capacitor DC-DC voltage multiplier circuits," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on]*, vol. 44, pp. 684-691, 1997.
- [145] G. Zhu and A. Ioinovici, "DC-to-DC converter with no magnetic elements and enhanced regulation," *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 33, pp. 499-506, 1997.
- [146] H. Chung and Y. K. Mok, "Development of a switched-capacitor DC/DC boost converter with continuous input current waveform," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 46, pp. 756-759, 1999.
- [147] H. S. H. Chung, W. C. Chow, S. Y. R. Hui, and S. T. S. Lee, "Development of a switched-capacitor DC-DC converter with bidirectional power flow," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on]*, vol. 47, pp. 1383-1389, 2000.
- [148] H. S. Chung, A. Ioinovici, and C. Wai-Leung, "Generalized structure of bi-directional switched-capacitor DC/DC converters," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 50, pp. 743-753, 2003.

- [149] Y. S. Lee and Y. P. Ko, "Switched-capacitor bi-directional converter performance comparison with and without quasi-resonant zero-current switching," *Power Electronics, IET*, vol. 3, pp. 269-278, 2010.
- [150] Y. S. Lee and Y. Y. Chiu, "Zero-current-switching switched-capacitor bidirectional DC-DC converter," *Electric Power Applications, IEE Proceedings -*, vol. 152, pp. 1525-1530, 2005.
- [151] W. Qian, F. Z. Peng, M. Shen, and L. M. Tolbert, "3X DC-DC Multiplier/Divider for HEV Systems," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009, pp. 1109-1114.
- [152] W. Qian, F. Z. Peng, and L. M. Tolbert, "Development of a 55 kW 3X dc-dc converter for HEV systems," in *Vehicle Power and Propulsion Conference, 2009. VPPC '09. IEEE*, 2009, pp. 433-439.
- [153] F. H. Khan, L. M. Tolbert, and W. E. Webb, "Start-Up and Dynamic Modeling of the Multilevel Modular Capacitor-Clamped Converter," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 519-531, 2010.
- [154] D. Cao and F. Z. Peng, "Multiphase Multilevel Modular DC-DC Converter for High Current High Gain TEG Application," in *Energy Conversion Congress and Exposition, 2010. ECCE 2010. IEEE*, Atlanta, 2010.
- [155] M. D. Seeman and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," *Power Electronics, IEEE Transactions on*, vol. 23, pp. 841-851, 2008.
- [156] I. C. Kobougias and E. C. Tatakis, "Optimal Design of a Half-Wave Cockcroft-Walton Voltage Multiplier With Minimum Total Capacitance," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 2460-2468, 2010.
- [157] J. Henry and J. Kimball, "Practical Performance Analysis of Complex Switched-Capacitor Converters," *Power Electronics, IEEE Transactions on*, vol. PP, pp. 1-1, 2010.
- [158] H. Fujita, "Switching loss analysis of a three-phase solar power conditioner using a single-phase PWM control method," in *Energy Conversion Congress and Exposition (ECCE), 2010 IEEE*, 2010, pp. 618-623.
- [159] F. Zhang, F. Z. Peng, and Z. Qian, "Study of the multilevel converters in DC-DC applications," in *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, 2004, pp. 1702-1706 Vol.2.
- [160] F. Z. Peng, W. Qian, and D. Cao, "Recent advances in multilevel converter/inverter topologies and applications," in *Power Electronics Conference (IPEC), 2010 International*, 2010, pp. 492-501.

- [161] D. Cao and F. Z. Peng, "Multiphase Multilevel Modular DC-DC Converter for High-Current High-Gain TEG Application," *Industry Applications, IEEE Transactions on*, vol. 47, pp. 1400-1408, 2011.
- [162] T. Umeno, K. Takahashi, F. Ueno, T. Inoue, and I. Oota, "A new approach to low ripple-noise switching converters on the basis of switched-capacitor converters," 1991, pp. 1077-1080 vol.2.
- [163] F. Ueno, T. Inoue, I. Oota, and I. Harada, "Power supply for electroluminescence aiming integrated circuit," 1992, pp. 1903-1906 vol.4.
- [164] S. V. Cheong, S. H. Chung, and A. Ioinovici, "Development of power electronics converters based on switched-capacitor circuits," 1992, pp. 1907-1910 vol.4.
- [165] S. V. Cheong, S. H. Chung, and A. Ioinovici, "Duty-cycle control boosts DC-DC converters," *Circuits and Devices Magazine, IEEE*, vol. 9, pp. 36-37, 1993.
- [166] G. Zhu and A. Ioinovici, "Implementing IC based designs for 3.3-V supplies," *Circuits and Devices Magazine, IEEE*, vol. 11, pp. 27-29, 1995.
- [167] H. Chung, B. O, and A. Ioinovici, "Switched-capacitor-based DC-to-DC converter with improved input current waveform," 1996, pp. 541-544 vol.1.
- [168] G. Zhu, H. Wei, I. Batarseh, and A. Ioinovici, "A new switched-capacitor dc-dc converter with improved line and load regulations," 1999, pp. 234-237 vol.5.
- [169] N. Hara, I. Oota, and P. Ueno, "Ring type switched-capacitor transformer and its applications," 2000, pp. 260-263 vol.1.
- [170] C. Wei, K. Wing-Hung, P. K. T. Mok, and C. Mansun, "Switched-capacitor power converters with integrated low dropout regulators," 2001, pp. 293-296 vol. 2.
- [171] H. S. H. Chung and W. C. Chow, "Development of switched-capacitor-based DC/DC converter with bi-directional power flow," 1999, pp. 202-205 vol.5.
- [172] H. Chung and A. Ioinovici, "Development of a generalized switched-capacitor DC/DC converter with bi-directional power flow," 2000, pp. 499-502 vol.3.
- [173] H. S. H. Chung, S. Y. Hui, and S. C. Tang, "Development of a multistage current-controlled switched-capacitor step-down DC/DC converter with continuous input current," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on]*, vol. 47, pp. 1017-1025, 2000.
- [174] D. Cao and F. Z. Peng, "Optimal Design of Multilevel Modular Switched-Capacitor DC-DC Converter," in *Energy Conversion Congress and Exposition, 2011. ECCE 2011. IEEE*, Phonix, 2011.

- [175] K. Sano, T. Arai, and H. Fujita, "Reducing output current ripple of resonant switched-capacitor step-up converter with interleaving technique," in *Power Electronics Conference (IPEC), 2010 International*, 2010, pp. 1635-1641.
- [176] K. Sano and H. Fujita, "Performance of a High-Efficiency Switched-Capacitor-Based Resonant Converter With Phase-Shift Control," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 344-354, 2011.
- [177] J. Wang and B. Yu, "A novel electronic load controller: theory and implementation," in *Electrical Machines and Systems, 2001. ICEMS 2001. Proceedings of the Fifth International Conference on*, 2001, pp. 1276-1278 vol.2.
- [178] E. G. Mantingh, W. Zaaiman, and H. A. Ossenbrink, "Ultimate transistor electronic load for electrical performance measurement of photovoltaic devices using pulsed solar simulators," in *Photovoltaic Energy Conversion, 1994., Conference Record of the Twenty Fourth. IEEE Photovoltaic Specialists Conference - 1994, 1994 IEEE First World Conference on*, 1994, pp. 871-873 vol.1.
- [179] S. S. Murthy, Ramrathnam, M. S. L. Gayathri, K. Naidu, and U. Siva, "A Novel Digital Control Technique of Electronic Load Controller for SEIG Based Micro Hydel Power Generation," in *Power Electronics, Drives and Energy Systems, 2006. PEDES '06. International Conference on*, 2006, pp. 1-5.
- [180] D. S. Henderson, "Recent developments of an electronic load governor for micro hydroelectric generation," in *Renewable Energy - Clean Power 2001, 1993., International Conference on*, 1993, pp. 84-88.
- [181] D. S. Henderson and D. E. Macpherson, "Application of solid state switching devices to electronic load governing of micro hydro generators," in *Power Electronics and Applications, 1993., Fifth European Conference on*, 1993, pp. 244-249 vol.8.
- [182] D. Henderson, "AN ADVANCED ELECTRONIC LOAD GOVERNOR FOR CONTROL OF MICRO HYDROELECTRIC GENERATION," in *Power Electronics, Drives and Energy Systems for Industrial Growth, 1996., Proceedings of the 1996 International Conference on*, 1996, pp. 997-1001.
- [183] D. S. Henderson, "An advanced ELG for control of small scale hydroelectric generation," in *Opportunities and Advances in International Electric Power Generation, International Conference on (Conf. Publ. No. 419)*, 1996, pp. 172-175.
- [184] D. Henderson, "An advanced electronic load governor for control of micro hydroelectric generation," *Energy conversion, iee transactions on*, vol. 13, pp. 300-304, 1998.
- [185] A. Technologies. *Agilent Zero Volt Electronic Load Product Note*. Available: <http://cp.literature.agilent.com/litweb/pdf/5968-6360E.pdf>

- [186] J. C. Rosas-Caro, P. Fang Zheng, C. Honnyong, and C. Rogers, "Z-Source-Converter-Based Energy-Recycling Zero-Voltage Electronic Loads," *IEEE Trans. Ind. Electron.*, vol. 56, pp. 4894-4902, 2009.
- [187] J. C. Rosas-Caro, F. Z. Peng, H. Cha, and C. Rogers, "Z-source converter ased Zero Voltage Electronic Load," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, 2008, pp. 2764-2770.
- [188] F. Z. Peng, "Z-source inverter," in *Industry Applications Conference, 2002. 37th IAS Annual Meeting. Conference Record of the*, 2002, pp. 775-781 vol.2.
- [189] F. Z. Peng, "Z-source networks for power conversion," in *Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE*, 2008, pp. 1258-1265.
- [190] J. Anderson and F. Z. Peng, "A Class of Quasi-Z-Source Inverters," in *Industry Applications Society Annual Meeting, 2008. IAS '08. IEEE*, 2008, pp. 1-7.
- [191] J. Anderson and F. Z. Peng, "Four quasi-Z-Source inverters," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, 2008, pp. 2743-2749.
- [192] F. Z. Peng, "Z-source inverter," *IEEE Trans. Industry Applications*, vol. 39, pp. 504-510, 2003.
- [193] F. Z. Peng, A. Joseph, J. Wang, M. Shen, L. Chen, Z. Pan, E. Ortiz-Rivera, and Y. Huang, "Z-source inverter for motor drives," *IEEE Trans. Power Electronics*, vol. 20, pp. 857-863, 2005.
- [194] K. Holland and F. Z. Peng, "Control strategy for fuel cell vehicle traction drive systems using the Z-source inverter," in *Vehicle Power and Propulsion, 2005 IEEE Conference*, 2005, p. 6 pp.
- [195] M. Shen, A. Joseph, Y. Huang, F. Z. Peng, and Z. Qian, "Design and Development of a 50kW Z-Source Inverter for Fuel Cell Vehicles," in *Power Electronics and Motion Control Conference, 2006. IPEMC '06. CES/IEEE 5th International*, 2006, pp. 1-5.
- [196] Y. Huang, M. Shen, F. Z. Peng, and J. Wang, "Z-Source Inverter for Residential Photovoltaic Systems," *IEEE Trans. Power Electronics*, vol. 21, pp. 1776-1782, 2006.
- [197] F. Z. Peng, M. Shen, and K. Holland, "Application of Z-Source Inverter for Traction Drive of Fuel Cell Battery Hybrid Electric Vehicles," *IEEE Trans. Power Electronics*, vol. 22, pp. 1054-1061, 2007.
- [198] M. Shen and F. Z. Peng, "Operation Modes and Characteristics of the Z-Source Inverter With Small Inductance or Low Power Factor," *IEEE Trans. Ind. Electron.*, vol. 55, pp. 89-96, 2008.

- [199] M.-K. Nguyen, Y.-G. Jung, Y.-C. Lim, and Y.-M. Kim, "A Single-Phase Z-Source Buck-Boost Matrix Converter," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 453-462, 2010.
- [200] C. J. Gajanayake, L. Fang Lin, G. Hoay Beng, S. Ping Lam, and S. Lip Kian, "Extended-Boost Z-Source Inverters," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 2642-2652, 2010.
- [201] S. M. Dehghan, M. Mohamadian, A. Yazdian, and F. Ashrafzadeh, "A Dual-Input-Dual-Output Z-Source Inverter," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 360-368, 2010.
- [202] W. Qian, F. Z. Peng, and H. Cha, "Trans-Z-Source Inverters," *Power Electronics, IEEE Transactions on*, vol. PP, pp. 1-1, 2011.
- [203] Z. J. Zhou, X. Zhang, P. Xu, and W. X. Shen, "Single-Phase Uninterruptible Power Supply Based on Z-Source Inverter," *IEEE Trans. Industrial Electronics*, vol. 55, pp. 2997-3004, 2008.
- [204] Z. Miao, Y. Kun, and L. Fang Lin, "Switched Inductor Z-Source Inverter," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 2150-2158, 2010.
- [205] F. Z. Peng, M. Shen, and Z. Qian, "Maximum boost control of the Z-source inverter," *IEEE Trans. Power Electronics*, vol. 20, pp. 833-838, 2005.
- [206] P. C. Loh, D. M. Vilathgamuwa, Y. S. Lai, G. T. Chua, and Y. Li, "Pulse-width modulation of Z-source inverters," *IEEE Trans. Power Electronics*, vol. 20, pp. 1346-1355, 2005.
- [207] M. Shen, J. Wang, A. Joseph, F. Z. Peng, L. M. Tolbert, and D. J. Adams, "Constant boost control of the Z-source inverter to minimize current ripple and voltage stress," *IEEE Trans. Industry Applications*, vol. 42, pp. 770-778, 2006.
- [208] Y. Tang, S. Xie, and C. Zhang, "Z-Source AC-AC Converters Solving Commutation Problem," *IEEE Trans. Power Electron.*, vol. 22, pp. 2146-2154, 2007.
- [209] P. C. Loh, D. M. Vilathgamuwa, C. J. Gajanayake, L. T. Wong, and C. P. Ang, "Z-Source Current-Type Inverters: Digital Modulation and Logic Implementation," *IEEE Trans. Power Electronics*, vol. 22, pp. 169-177, 2007.
- [210] P. C. Loh, S. W. Lim, F. Gao, and F. Blaabjerg, "Three-Level Z-Source Inverters Using a Single LC Impedance Network," *IEEE Trans. Power Electronics*, vol. 22, pp. 706-711, 2007.
- [211] P. C. Loh, F. Gao, F. Blaabjerg, S. Y. C. Feng, and K. N. J. Soon, "Pulsewidth-Modulated Z-Source Neutral-Point-Clamped Inverter," *IEEE Trans. Industry Applications*, vol. 43, pp. 1295-1308, 2007.

- [212] P. C. Loh, F. Blaabjerg, and C. P. Wong, "Comparative Evaluation of Pulsewidth Modulation Strategies for Z-Source Neutral-Point-Clamped Inverter," *IEEE Trans. Power Electronics*, vol. 22, pp. 1005-1013, 2007.
- [213] F. Gao, P. C. Loh, F. Blaabjerg, and D. M. Vilathgamuwa, "Dual Z-Source Inverter With Three-Level Reduced Common-Mode Switching," *Industry Applications, IEEE Transactions on*, vol. 43, pp. 1597-1608, 2007.
- [214] S. Yang, X. Ding, Z. Fan, F. Z. Peng, and Z. Qian, "Unified control technique for Z-Source inverter," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE, 2008*, pp. 3236-3242.
- [215] Y. Tang, S. Xie, C. Zhang, and Z. Xu, "Improved Z-Source Inverter With Reduced Z-Source Capacitor Voltage Stress and Soft-Start Capability," *IEEE Trans. Power Electronics*, vol. 24, pp. 409-415, 2009.
- [216] P. C. Loh, F. Gao, F. Blaabjerg, and S. W. Lim, "Operational Analysis and Modulation Control of Three-Level Z-Source Inverters With Enhanced Output Waveform Quality," *IEEE Trans. Power Electronics*, vol. 24, pp. 1767-1775, 2009.
- [217] D. Vinnikov, I. Roasto, and T. Jalakas, "An improved high-power DC/DC Converter for distributed power generation," in *Electrical Power Quality and Utilisation, 2009. EPQU 2009. 10th International Conference on*, 2009, pp. 1-6.
- [218] D. Vinnikov and I. Roasto, "Quasi-Z-Source Based Isolated DC/DC Converters for Distributed Power Generation," *IEEE Trans. Industrial Electronics*, vol. PP, pp. 1-1, 2010.
- [219] I. Roasto, D. Vinnikov, T. Jalakas, J. Zakis, and S. Ott, "Experimental study of shoot-through control methods for qZSI-based DC/DC converters," in *Power Electronics Electrical Drives Automation and Motion (SPEEDAM), 2010 International Symposium on*, 2010, pp. 29-34.
- [220] I. Roasto and D. Vinnikov, "Analysis and evaluation of PWM and PSM shoot-through control methods for voltage-fed qZSI based DC/DC converters," in *Power Electronics and Motion Control Conference (EPE/PEMC), 2010 14th International*, 2010, pp. T3-100-T3-105.
- [221] X. Fang, "A novel Z-source dc-dc converter," in *Industrial Technology, 2008. ICIT 2008. IEEE International Conference on*, 2008, pp. 1-4.
- [222] X. Fang and X. Ji, "Bidirectional power flow Z-source dc-dc converter," in *Vehicle Power and Propulsion Conference, 2008. VPPC '08. IEEE, 2008*, pp. 1-5.
- [223] Y. Berkovich, B. Axelrod, S. Tapuchi, and A. Ioinovici, "A Family Of Four-Quadrant, PWM DC-DC Converters," in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE, 2007*, pp. 1878-1883.

- [224] D. Cao and F. Z. Peng, "A Family of Z-source and Quasi-Z-source DC-DC Converters," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009, pp. 1097-1101.
- [225] J. Wang, W. G. Dunford, and K. Mauch, "Some novel four-quadrant DC-DC converters," in *Power Electronics Specialists Conference, 1998. PESC 98 Record. 29th Annual IEEE*, 1998, pp. 1775-1782 vol.2.
- [226] D. Cao, S. Jiang, X. Yu, and F. Z. Peng, "Low Cost Single-Phase Semi-Z-source Inverter," in *Applied Power Electronics Conference and Exposition, 2011. APEC 2011. Twenty-Sixth Annual IEEE*, 2011.
- [227] B. K. Bose, "Energy, environment, and advances in power electronics," *IEEE Trans. Power Electronics*, vol. 15, pp. 688-701, 2000.
- [228] F. Blaabjerg, C. Zhe, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electronics*, vol. 19, pp. 1184-1194, 2004.
- [229] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of Control and Grid Synchronization for Distributed Power Generation Systems," *Industrial Electronics, IEEE Transactions on*, vol. 53, pp. 1398-1409, 2006.
- [230] M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems-an overview," in *Industrial Electronics, 1998. Proceedings. ISIE '98. IEEE International Symposium on*, 1998, pp. 224-229 vol.1.
- [231] M. Calais, J. Myrzik, T. Spooner, and V. G. Agelidis, "Inverters for single-phase grid connected photovoltaic systems-an overview," in *Power Electronics Specialists Conference, 2002. pesc 02. 2002 IEEE 33rd Annual*, 2002, pp. 1995-2000.
- [232] J. M. A. Myrzik and M. Calais, "String and module integrated inverters for single-phase grid connected photovoltaic systems - a review," in *Power Tech Conference Proceedings, 2003 IEEE Bologna*, 2003, p. 8 pp. Vol.2.
- [233] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: an overview," *IEEE Trans. Power Electronics*, vol. 19, pp. 1305-1314, 2004.
- [234] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Industry Applications*, vol. 41, pp. 1292-1306, 2005.
- [235] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. P. Guisado, M. A. M. Prats, J. I. Leon, and N. Moreno-Alfonso, "Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey," *IEEE Trans. Industrial Electronics*, vol. 53, pp. 1002-1016, 2006.

- [236] Q. Li and P. Wolfs, "A Review of the Single Phase Photovoltaic Module Integrated Converter Topologies With Three Different DC Link Configurations," *IEEE Trans. Power Electronics*, vol. 23, pp. 1320-1333, 2008.
- [237] Y. Huang, F. Z. Peng, J. Wang, and D.-w. Yoo, "Survey of the Power Conditioning System for PV Power Generation," in *Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE*, 2006, pp. 1-6.
- [238] J. W. Kimball, B. T. Kuhn, and R. S. Balog, "A System Design Approach for Unattended Solar Energy Harvesting Supply," *Power Electronics, IEEE Transactions on*, vol. 24, pp. 952-962, 2009.
- [239] M. Nagao and K. Harada, "Power flow of photovoltaic system using buck-boost PWM power inverter," in *Power Electronics and Drive Systems, 1997. Proceedings., 1997 International Conference on*, 1997, pp. 144-149 vol.1.
- [240] T. Shimizu, K. Wada, and N. Nakamura, "A flyback-type single phase utility interactive inverter with low-frequency ripple current reduction on the DC input for an AC photovoltaic module system," in *Power Electronics Specialists Conference, 2002. pesc 02. 2002 IEEE 33rd Annual*, 2002, pp. 1483-1488 vol.3.
- [241] T. Shimizu, K. Wada, and N. Nakamura, "Flyback-Type Single-Phase Utility Interactive Inverter With Power Pulsation Decoupling on the DC Input for an AC Photovoltaic Module System," *IEEE Trans. Power Electronics*, vol. 21, pp. 1264-1272, 2006.
- [242] S. B. Kjaer and F. Blaabjerg, "Design optimization of a single phase inverter for photovoltaic applications," in *Power Electronics Specialist Conference, 2003. PESC '03. 2003 IEEE 34th Annual*, 2003, pp. 1183-1190 vol.3.
- [243] S. B. Kjaer and F. Blaabjerg, "A novel single-stage inverter for the ac-module with reduced low-frequency ripple penetration," in *EPE European Conf. Power Electronics and Applications*, Toulouse, France, 2003.
- [244] N. P. Papanikolaou, E. C. Tatakis, A. Critsis, and D. Klimis, "Simplified high frequency converter in decentralized grid-connected PV systems: a novel low cost solution," in *EPE'03*, 2003.
- [245] A. C. Kyritsis, E. C. Tatakis, and N. P. Papanikolaou, "Optimum Design of the Current-Source Flyback Inverter for Decentralized Grid-Connected Photovoltaic Systems," *IEEE Trans. Energy conversion*, vol. 23, pp. 281-293, 2008.
- [246] N. Kasa, T. Iida, and L. Chen, "Flyback Inverter Controlled by Sensorless Current MPPT for Photovoltaic Power System," *IEEE Trans. Industrial Electronics*, vol. 52, pp. 1145-1152, 2005.
- [247] N. Kasa, T. Iida, and A. K. S. Bhat, "Zero-Voltage Transition Flyback Inverter for Small Scale Photovoltaic Power System," in *Power Electronics Specialists Conference, 2005. PESC '05. IEEE 36th*, 2005, pp. 2098-2103.

- [248] A. Fernandez, J. Sebastian, M. M. Hernando, M. Arias, and G. Perez, "Single Stage Inverter for a Direct AC Connection of a Photovoltaic Cell Module," in *Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE*, 2006, pp. 1-6.
- [249] Q. Li and P. Wolfs, "The Power Loss Optimization of a Current Fed ZVS Two-Inductor Boost Converter With a Resonant Transition Gate Drive," *IEEE Trans. Power Electron.*, vol. 21, pp. 1253-1263, 2006.
- [250] U. Herrmann, H. G. Langer, and H. van der Broeck, "Low cost DC to AC converter for photovoltaic power conversion in residential applications," in *Power Electronics Specialists Conference, 1993. PESC '93 Record., 24th Annual IEEE*, 1993, pp. 588-594.
- [251] A. Lohner, T. Meyer, and A. Nagel, "A new panel-integratable inverter concept for grid-connected photovoltaic systems," in *Industrial Electronics, 1996. ISIE '96., Proceedings of the IEEE International Symposium on*, 1996, pp. 827-831 vol.2.
- [252] D. C. Martins and R. Demonti, "Grid connected PV system using two energy processing stages," in *Photovoltaic Specialists Conference, 2002. Conference Record of the Twenty-Ninth IEEE*, 2002, pp. 1649-1652.
- [253] S. Mekhilef, N. A. Rahim, and A. M. Omar, "A new solar energy conversion scheme implemented using grid-tied single phase inverter," in *TENCON 2000. Proceedings*, 2000, pp. 524-527 vol.3.
- [254] E. Achille, T. Martire, C. Glaize, and C. Joubert, "Optimized DC-AC boost converters for modular photovoltaic grid-connected generators," in *Industrial Electronics, 2004 IEEE International Symposium on*, 2004, pp. 1005-1010 vol. 2.
- [255] Q. Li and P. Wolfs, "A Current Fed Two-Inductor Boost Converter With an Integrated Magnetic Structure and Passive Lossless Snubbers for Photovoltaic Module Integrated Converter Applications," *IEEE Trans. Power Electronics*, vol. 22, pp. 309-321, 2007.
- [256] B. Yang, W. Li, Y. Zhao, and X. He, "Design and Analysis of a Grid-Connected Photovoltaic Power System," *IEEE Trans. Power Electronics*, vol. 25, pp. 992-1000, 2010.
- [257] C.-T. Pan, C.-M. Lai, and M.-C. Cheng, "A Novel Integrated Single-Phase Inverter With Auxiliary Step-Up Circuit for Low-Voltage Alternative Energy Source Applications," *Power Electronics, IEEE Transactions on*, vol. 25, pp. 2234-2241, 2010.
- [258] J. Beristain, J. Bordonau, A. Gilabert, and G. Velasco, "Synthesis and modulation of a single phase DC/AC converter with high-frequency isolation in photovoltaic energy applications," in *Power Electronics Specialist Conference, 2003. PESC '03. 2003 IEEE 34th Annual*, 2003, pp. 1191-1196 vol.3.
- [259] S. Araujo, P. Zacharias, and R. Mallwitz, "Highly Efficient Single-Phase Transformerless Inverters for Grid-Connected Photovoltaic Systems," *IEEE Trans. Industrial Electronics*, vol. PP, pp. 1-1, 2009.

- [260] S. Saha and V. P. Sundarsingh, "Novel grid-connected photovoltaic inverter," *IEE Proc. Generation, Transmission and Distribution*, vol. 143, pp. 219-224, 1996.
- [261] T. Boutot and C. Liuchen, "Development of a single-phase inverter for small wind turbines," in *Electrical and Computer Engineering, 1998. IEEE Canadian Conference on*, 1998, pp. 305-308 vol.1.
- [262] Z. Yang and P. C. Sen, "A novel switch-mode DC-to-AC inverter with nonlinear robust control," *IEEE Trans. Industrial Electronics*, vol. 45, pp. 602-608, 1998.
- [263] R. O. Caceres and I. Barbi, "A boost DC-AC converter: analysis, design, and experimentation," *IEEE Trans. Power Electronics*, vol. 14, pp. 134-141, 1999.
- [264] Z. Yang and P. C. Sen, "Bidirectional DC-to-AC inverter with improved performance," *IEEE Trans. Aerospace and Electronic Systems*, vol. 35, pp. 533-542, 1999.
- [265] N. Vazquez, J. Almazan, J. Alvarez, C. Aguilar, and J. Arau, "Analysis and experimental study of the buck, boost and buck-boost inverters," in *Power Electronics Specialists Conference, 1999. PESC 99. 30th Annual IEEE*, 1999, pp. 801-806 vol.2.
- [266] N. Kasa, T. Iida, and H. Iwamoto, "An inverter using buck-boost type chopper circuits for popular small-scale photovoltaic power system," in *Industrial Electronics Society, 1999. IECON '99 Proceedings. The 25th Annual Conference of the IEEE*, 1999, pp. 185-190 vol.1.
- [267] J. Almazan, N. Vazquez, C. Hernandez, J. Alvarez, and J. Arau, "A comparison between the buck, boost and buck-boost inverters," in *Power Electronics Congress, 2000. CIEP 2000. VII IEEE International*, 2000, pp. 341-346.
- [268] Z. Yang and P. C. Sen, "Analysis of a novel bidirectional DC-to-AC inverter," *IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications*, vol. 47, pp. 747-757, 2000.
- [269] M. Kusakawa, H. Nagayoshi, K. Kamisako, and K. Kurokawa, "Further improvement of a transformerless, voltage-boosting inverter for ac modules," *Solar Energy Mater. Solar Cells*, vol. 67, pp. 379-387, 2001.
- [270] J. M. A. Myrzik, "Novel inverter topologies for single-phase stand-alone or grid-connected photovoltaic systems," in *Power Electronics and Drive Systems, 2001. Proceedings., 2001 4th IEEE International Conference on*, 2001, pp. 103-108 vol.1.
- [271] S. Funabiki, T. Tanaka, and T. Nishi, "A new buck-boost-operation-based sinusoidal inverter circuit," in *Power Electronics Specialists Conference, 2002. pesc 02. 2002 IEEE 33rd Annual*, 2002, pp. 1624-1629.
- [272] F.-S. Kang, C. U. Kim, S.-J. Park, and H.-W. Park, "Interface circuit for photovoltaic system based on buck-boost current-source PWM inverter," in *IECON 02 [Industrial*

- Electronics Society, IEEE 2002 28th Annual Conference of the*, 2002, pp. 3257-3261 vol.4.
- [273] K. Chomsuwan, P. Prisuwana, and V. Monyakul, "Photovoltaic grid-connected inverter using two-switch buck-boost converter," in *Photovoltaic Specialists Conference, 2002. Conference Record of the Twenty-Ninth IEEE*, 2002, pp. 1527-1530.
- [274] C.-M. Wang, "A novel single-stage full-bridge buck-boost inverter," *IEEE Trans. Power Electronics*, vol. 19, pp. 150-159, 2004.
- [275] W. Yu, L. Jih-Sheng, H. Qian, C. Hutchens, J. Zhang, G. Lisi, A. Djabbari, G. Smith, and T. Hegarty, "High-efficiency inverter with H6-type configuration for photovoltaic non-isolated ac module applications," in *Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE*, 2010, pp. 1056-1061.
- [276] O. Lopez, F. D. Freijedo, A. G. Yepes, P. Fernandez-Comesaa, J. Malvar, R. Teodorescu, and J. Doval-Gandoy, "Eliminating Ground Current in a Transformerless Photovoltaic Application," *IEEE Trans. Energy conversion*, vol. 25, pp. 140-147, 2010.
- [277] T. Shimizu, O. Hashimoto, and G. Kimura, "A novel high-performance utility-interactive photovoltaic inverter system," *IEEE Trans. Power Electronics*, vol. 18, pp. 704-711, 2003.
- [278] H. Patel and V. Agarwal, "A Single-Stage Single-Phase Transformer-Less Doubly Grounded Grid-Connected PV Interface," *IEEE Trans. Energy conversion*, vol. 24, pp. 93-101, 2009.
- [279] F. Zhang, S. Yang, F. Z. Peng, and Z. Qian, "A zigzag cascaded multilevel inverter topology with self voltage balancing," in *Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE*, 2008, pp. 1632-1635.
- [280] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless Inverter for Single-Phase Photovoltaic Systems," *IEEE Trans. Power Electronics*, vol. 22, pp. 693-697, 2007.
- [281] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless Single-Phase Multilevel-Based Photovoltaic Inverter," *IEEE Trans. Industrial Electronics*, vol. 55, pp. 2694-2702, 2008.
- [282] S. Yang, X. Ding, F. Zhang, F. Z. Peng, and Z. Qian, "Unified control technique for Z-Source inverter," in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, 2008, pp. 3236-3242.
- [283] P. C. Loh, F. Gao, and F. Blaabjerg, "Topological and Modulation Design of Three-Level Z-Source Inverters," *IEEE Trans. Power Electronics*, vol. 23, pp. 2268-2277, 2008.

- [284] M. Shen, A. Joseph, J. Wang, F. Z. Peng, and D. J. Adams, "Comparison of Traditional Inverters and Z-Source Inverter for Fuel Cell Vehicles," *IEEE Trans. Power Electronics*, vol. 22, pp. 1453-1463, 2007.
- [285] Y. Li, J. Anderson, F. Z. Peng, and D. Liu, "Quasi-Z-Source Inverter for Photovoltaic Power Generation Systems," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009, pp. 918-924.
- [286] U. Supatti and F. Z. Peng, "Z-source inverter based wind power generation system," in *Sustainable Energy Technologies, 2008. ICSET 2008. IEEE International Conference on*, 2008, pp. 634-638.
- [287] U. Supatti and F. Z. Peng, "Z-source inverter with grid connected for wind power system," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, 2009, pp. 398-403.
- [288] J.-H. Park, H.-G. Kim, E.-C. Nho, T.-W. Chun, and J. Choi, "Grid-connected PV System Using a Quasi-Z-source Inverter," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009, pp. 925-929.
- [289] F. Zare and J. A. Firouzjaee, "Hysteresis Band Current Control for a Single Phase Z-source Inverter with Symmetrical and Asymmetrical Z-network," in *Power Conversion Conference - Nagoya, 2007. PCC '07*, 2007, pp. 143-148.
- [290] R. Antal, N. Muntean, and I. Boldea, "Modified Z-source single-phase inverter for single-phase PM synchronous motor drives," in *Optimization of Electrical and Electronic Equipment, 2008. OPTIM 2008. 11th International Conference on*, 2008, pp. 245-250.
- [291] I. Boldea, R. Antal, and N. Muntean, "Modified Z-Source single-phase inverter with two switches," in *Industrial Electronics, 2008. ISIE 2008. IEEE International Symposium on*, 2008, pp. 257-263.
- [292] S. Rajakaruna, "Experimental studies on a novel single-phase Z-Source inverter for grid connection of renewable energy sources," in *Power Engineering Conference, 2008. AUPEC '08. Australasian Universities*, 2008, pp. 1-6.
- [293] A. H. Rajaei, M. Mohamadian, S. M. Dehghan, and A. Yazdian, "Single-phase induction motor drive system using z-source inverter," *IET. Electric Power Applications*, vol. 4, pp. 17-25, 2010.
- [294] M. Shahparasti, A. Sadeghi Larijani, A. Fatemi, A. Yazdian Varjani, and M. Mohammadian, "Quasi Z-source inverter for photovoltaic system connected to single phase AC grid," in *Power Electronic & Drive Systems & Technologies Conference (PEDSTC), 2010 1st*, 2010, pp. 456-460.
- [295] Y. Tang, S. Xie, and C. Zhang, "Single-Phase Z-Source Inverter," *IEEE Trans. Power Electronics*, vol. PP, pp. 1-1, 2010.

- [296] S. Kuang, Z. Yongxi, Y. Liangchun, S. Ming, and J. H. Zhao, "High-Frequency Switching of SiC High-Voltage LJFET," *Power Electronics, IEEE Transactions on*, vol. 24, pp. 271-277, 2009.
- [297] J. A. Carr, D. Hotz, J. C. Balda, H. A. Mantooth, A. Ong, and A. Agarwal, "Assessing the Impact of SiC MOSFETs on Converter Interfaces for Distributed Energy Resources," *Power Electronics, IEEE Transactions on*, vol. 24, pp. 260-270, 2009.
- [298] D. Cao, S. Jiang, X. Yu, and P. Fang Zheng, "Low-Cost Semi-Z-source Inverter for Single-Phase Photovoltaic Systems," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 3514-3523, 2011.
- [299] L. Liu, H. Li, Z. Wu, and Y. Zhou, "A Cascaded Photovoltaic System Integrating Segmented Energy Storages With Self-Regulating Power Allocation Control and Wide Range Reactive Power Compensation," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 3545-3559, 2011.
- [300] W. Yu, J.-S. Lai, H. Qian, and C. Hutchens, "High-Efficiency MOSFET Inverter with H6-Type Configuration for Photovoltaic Nonisolated AC-Module Applications," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1253-1260, 2011.
- [301] L. Zhang, K. Sun, Y. Xing, L. Feng, and H. Ge, "A Modular Grid-Connected Photovoltaic Generation System Based on DC Bus," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 523-531, 2011.
- [302] S. Vighetti, J. P. Ferrieux, and Y. Lembeye, "Optimization and Design of a Cascaded DC/DC Converter Devoted to Grid-Connected Photovoltaic Systems," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 2018-2027, 2012.
- [303] H. Xiao and S. Xie, "Transformerless Split-Inductor Neutral Point Clamped Three-Level PV Grid-Connected Inverter," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 1799-1808, 2012.
- [304] B. Yang, W. Li, Y. Gu, W. Cui, and X. He, "Improved Transformerless Inverter With Common-Mode Leakage Current Elimination for a Photovoltaic Grid-Connected Power System," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 752-762, 2012.
- [305] A. C. Nanakos, E. C. Tatakis, and N. P. Papanikolaou, "A Weighted-Efficiency-Oriented Design Methodology of Flyback Inverter for AC Photovoltaic Modules," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 3221-3233, 2012.
- [306] B. Liu, S. Duan, and T. Cai, "Photovoltaic DC-Building-Module-Based BIPV System - Concept and Design Considerations," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1418-1429, 2011.
- [307] D.-Y. Jung, Y.-H. Ji, S.-H. Park, Y.-C. Jung, and C.-Y. Won, "Interleaved Soft-Switching Boost Converter for Photovoltaic Power-Generation System," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1137-1145, 2011.

- [308] Z. Liang, R. Guo, J. Li, and A. Q. Huang, "A High-Efficiency PV Module-Integrated DC/DC Converter for PV Energy Harvest in FREEDM Systems," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 897-909, 2011.
- [309] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A Safety Enhanced, High Step-Up DC-DC Converter for AC Photovoltaic Module Application," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 1809-1817, 2012.
- [310] C. N. Ho, H. Breuninger, S. Pettersson, G. Escobar, L. A. Serpa, and A. Coccia, "Practical Design and Implementation Procedure of an Interleaved Boost Converter Using SiC Diodes for PV Applications," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 2835-2845, 2012.
- [311] Z. Zhao, M. Xu, Q. Chen, J.-S. Lai, and Y. Cho, "Derivation, Analysis, and Implementation of a Boost-Buck Converter-Based High-Efficiency PV Inverter," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 1304-1313, 2012.
- [312] F. Z. Peng, H. Li, G.-J. Su, and J. S. Lawler, "A new ZVS bidirectional DC-DC converter for fuel cell and battery application," *IEEE Trans. Power Electron.*, vol. 19, pp. 54-65, 2004.
- [313] H. Li, F. Z. Peng, and J. S. Lawler, "A natural ZVS medium-power bidirectional DC-DC converter with minimum number of devices," *IEEE Trans. Ind. Applicat.*, vol. 39, pp. 525-535, 2003.
- [314] H. Li and F. Z. Peng, "Modeling of a new ZVS bi-directional dc-dc converter," *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 40, pp. 272-283, 2004.
- [315] C. Yoon, J. Kim, and S. Choi, "Multiphase DC-DC Converters Using a Boost-Half-Bridge Cell for High-Voltage and High-Power Applications," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 381-388, 2011.
- [316] G.-J. Su and L. Tang, "A Reduced-Part, Triple-Voltage DC-DC Converter for EV/HEV Power Management," *Power Electronics, IEEE Transactions on*, vol. 24, pp. 2406-2410, 2009.
- [317] G.-J. Su and L. Tang, "A Multiphase, Modular, Bidirectional, Triple-Voltage DC-DC Converter for Hybrid and Fuel Cell Vehicle Power Systems," *Power Electronics, IEEE Transactions on*, vol. 23, pp. 3035-3046, 2008.
- [318] L. Tang and G.-J. Su, "An Interleaved Reduced-Component-Count Multivoltage Bus DC/DC Converter for Fuel Cell Powered Electric Vehicle Applications," *Industry Applications, IEEE Transactions on*, vol. 44, pp. 1638-1644, 2008.
- [319] G.-J. Su and L. Tang, "A Three-Phase Bidirectional DC-DC Converter for Automotive Applications," in *Industry Applications Society Annual Meeting, 2008. IAS '08. IEEE*, 2008, pp. 1-7.

- [320] Z. Wang and H. Li, "Optimized operating mode of current-fed dual half bridges dc-dc converters for energy storage applications," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, 2009, pp. 731-737.
- [321] Z. Wang and L. Hui, "Unified modulation for three-phase current-fed bidirectional dc-dc converter under varied input voltage," in *Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE*, 2010, pp. 807-812.
- [322] Z. Wang and H. Li, "Three-phase bidirectional DC-DC converter with enhanced current sharing capability," in *Energy Conversion Congress and Exposition (ECCE), 2010 IEEE*, 2010, pp. 1116-1122.
- [323] Z. Wang and H. Li, "Integrated MPPT and bidirectional battery charger for PV application using one multiphase interleaved three-port dc-dc converter," in *Applied Power Electronics Conference and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE*, 2011, pp. 295-300.
- [324] A. K. Abdelsalam, A. M. Massoud, S. Ahmed, and P. N. Enjeti, "High-Performance Adaptive Perturb and Observe MPPT Technique for Photovoltaic-Based Microgrids," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1010-1021, 2011.
- [325] B. N. Alajmi, K. H. Ahmed, S. J. Finney, and B. W. Williams, "Fuzzy-Logic-Control Approach of a Modified Hill-Climbing Method for Maximum Power Point in Microgrid Standalone Photovoltaic System," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1022-1030, 2011.
- [326] Y.-H. Ji, D.-Y. Jung, J.-G. Kim, J.-H. Kim, T.-W. Lee, and C.-Y. Won, "A Real Maximum Power Point Tracking Method for Mismatching Compensation in PV Array Under Partially Shaded Conditions," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1001-1009, 2011.
- [327] Z. Lin, C. Yan, G. Ke, and J. Fangcheng, "New Approach for MPPT Control of Photovoltaic System With Mutative-Scale Dual-Carrier Chaotic Search," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1038-1048, 2011.
- [328] L. Zhang, W. G. Hurley, and W. H. Wolfle, "A New Approach to Achieve Maximum Power Point Tracking for PV System With a Variable Inductor," *Power Electronics, IEEE Transactions on*, vol. 26, pp. 1031-1037, 2011.
- [329] K. Ishaque, Z. Salam, M. Amjad, and S. Mekhilef, "An Improved Particle Swarm Optimization (PSO)-Based MPPT for PV With Reduced Steady-State Oscillation," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 3627-3638, 2012.
- [330] E. Koutroulis, K. Kalaitzakis, and N. C. Voulgaris, "Development of a microcontroller-based, photovoltaic maximum power point tracking control system," *Power Electronics, IEEE Transactions on*, vol. 16, pp. 46-54, 2001.

- [331] Y.-C. Kuo, T.-J. Liang, and J.-F. Chen, "Novel maximum-power-point-tracking controller for photovoltaic energy conversion system," *Industrial Electronics, IEEE Transactions on*, vol. 48, pp. 594-601, 2001.
- [332] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Optimization of perturb and observe maximum power point tracking method," *Power Electronics, IEEE Transactions on*, vol. 20, pp. 963-973, 2005.
- [333] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "A Technique for Improving P&O MPPT Performances of Double-Stage Grid-Connected Photovoltaic Systems," *Industrial Electronics, IEEE Transactions on*, vol. 56, pp. 4473-4482, 2009.
- [334] S. Jain and V. Agarwal, "A Single-Stage Grid Connected Inverter Topology for Solar PV Systems With Maximum Power Point Tracking," *IEEE Trans. Power Electronics*, vol. 22, pp. 1928-1940, 2007.
- [335] S. Jain and V. Agarwal, "Comparison of the performance of maximum power point tracking schemes applied to single-stage grid-connected photovoltaic systems," *Electric Power Applications, IET*, vol. 1, pp. 753-762, 2007.
- [336] S. Jiang, D. Cao, Y. Li, and F. Z. Peng, "Grid-Connected Boost-Half-Bridge Photovoltaic Microinverter System Using Repetitive Current Control and Maximum Power Point Tracking," *Power Electronics, IEEE Transactions on*, vol. 27, pp. 4711-4722, 2012.
- [337] P. J. Wolfs, "A current-sourced DC-DC converter derived via the duality principle from the half-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 40, pp. 139-144, 1993.