On partitioning of algorithms for parallel execution on VLSI circuit architectures

Full text