Automating the design of large-scale asynchronous sequential logic circuits

Full text