Design and evaluation of a hierarchical bus multiprocessor

Full text