The modeling and sythesis of asynchronous sequential logic circuits

Full text