Performance tradeoffs in the hierarchical design of regular VLSI structures

Full text